Analytical modeling and evaluation of network-on-chip architectures
暂无分享,去创建一个
[1] Radu Marculescu,et al. Key research problems in NoC design: a holistic perspective , 2005, 2005 Third IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'05).
[2] Tarek El-Ghazawi,et al. Simulation and Evaluation of On-Chip Interconnect Architectures: 2D Mesh, Spidergon, and WK-Recursive Network , 2008 .
[3] W. Dally,et al. Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[4] Partha Pratim Pande,et al. Performance evaluation and design trade-offs for network-on-chip interconnect architectures , 2005, IEEE Transactions on Computers.
[5] Jywe-Fei Fang,et al. The m-pancycle-connectivity of a WK-Recursive network , 2007, Inf. Sci..
[6] Sebastien Lagrange,et al. Optimal routing for end-to-end guarantees using Network Calculus , 2008, Perform. Evaluation.
[7] Jean-Yves Le Boudec,et al. Network Calculus: A Theory of Deterministic Queuing Systems for the Internet , 2001 .
[8] Sujit Dey,et al. Evaluation of the traffic-performance characteristics of system-on-chip communication architectures , 2001, VLSI Design 2001. Fourteenth International Conference on VLSI Design.
[9] Wim Vanderbauwhede,et al. An Analytical Performance Model for the Spidergon NoC , 2007, 21st International Conference on Advanced Information Networking and Applications (AINA '07).
[10] P.T. Wolkotte,et al. Energy Model of Networks-on-Chip and a Bus , 2005, 2005 International Symposium on System-on-Chip.
[11] Radu Marculescu,et al. Traffic analysis for on-chip networks design of multimedia applications , 2002, DAC '02.
[12] Don Towsley,et al. Theories and models for Internet quality of service , 2002, Proc. IEEE.
[13] Mohamed Bakhouya. Evaluating the energy consumption and the silicon area of on-chip interconnect architectures , 2009, J. Syst. Archit..
[14] Jörg Henkel,et al. A design methodology for application-specific networks-on-chip , 2006, TECS.
[15] Tarek A. El-Ghazawi,et al. An interconnection architecture for network-on-chip systems , 2008, Telecommun. Syst..
[16] Kees G. W. Goossens,et al. Applying Dataflow Analysis to Dimension Buffers for Guaranteed Performance in Networks on Chip , 2008, Second ACM/IEEE International Symposium on Networks-on-Chip (nocs 2008).
[17] Radu Marculescu,et al. The Chip Is the Network: Toward a Science of Network-on-Chip Design , 2009, Found. Trends Electron. Des. Autom..
[18] Axel Jantsch,et al. A network on chip architecture and design methodology , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.
[19] Rene L. Cruz,et al. A calculus for network delay, Part II: Network analysis , 1991, IEEE Trans. Inf. Theory.
[20] Chita R. Das,et al. Design and analysis of an NoC architecture from performance, reliability and energy perspective , 2005, 2005 Symposium on Architectures for Networking and Communications Systems (ANCS).
[21] Srinivasan Murali,et al. A buffer-sizing algorithm for networks on chip using TDMA and credit-based end-to-end flow control , 2006, Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS '06).
[22] Gang Qu,et al. A Mesh-of-Trees Interconnection Network for Single-Chip Parallel Processing , 2006, IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP'06).
[23] Radu Marculescu,et al. Quantum-Like Effects in Network-on-Chip Buffers Behavior , 2007, 2007 44th ACM/IEEE Design Automation Conference.
[24] Tarek A. El-Ghazawi,et al. Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus , 2009, 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip.