Optimal linearity testing of analog-to-digital converters using a linear model

To maintain an acceptable level of quality in the production of analog-to-digital converters (ADCs), the linearity metrics of every ADC has to be measured and checked against performance specification limits. As ADCs continue to improve in resolution, their testing has becoming increasingly demanding in terms of test time. In this paper, we demonstrate a technique for reducing the test time for ADCs. The technique is shown to be significantly better than currently available techniques and can be easily integrated into current production test methodologies. Experimental results in simulation and on actual hardware are shown to demonstrate the technique.

[1]  Le Jin,et al.  Experimental evaluation and validation of a BIST algorithm for characterization of A/D converter performance , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[2]  B.A. Wooley,et al.  The use of linear models for the efficient and accurate testing of A/D converters , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[3]  Gerard N. Stenbakken,et al.  Test-point selection and testability measures via QR factorization of linear models , 1987, IEEE Transactions on Instrumentation and Measurement.

[4]  Timothy Daniel Lyons.  THE PRODUCTION IMPLEMENTATION OF A LINEAR ERROR MODELING TECHNIQUE , 1992, Proceedings International Test Conference 1992.

[5]  Turker Kuyel.  Linearity testing issues of analog to digital converters , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[6]  Solomon Max.  Testing high speed high accuracy analog to digital converters embedded in systems on a chip , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[7]  J. Doernberg,et al.  Full-speed testing of A/D converters , 1984 .

[8]  Gerard N. Stenbakken,et al.  LINEAR ERROR MODELING OF ANALOG AND MIXED-SIGNAL DEVICES , 1991, 1991, Proceedings. International Test Conference.

[9]  Gerard N. Stenbakken,et al.  A comprehensive approach for modeling and testing analog and mixed-signal devices , 1990, Proceedings. International Test Conference 1990.

[10]  G. N. Stenbakken,et al.  Developing linear error models for analog devices , 1993 .

[11]  J. Blair.  Histogram measurement of ADC nonlinearities using sine waves , 1994 .

[12]  David S. Watkins,et al.  Fundamentals of matrix computations , 1991 .

[13]  Alvin W. Drake,et al.  Fundamentals of Applied Probability Theory , 1967 .

[14]  Solomon Max.  Fast accurate and complete ADC testing , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[15]  Abhijit Chatterjee,et al.  Optimal INL/DNL testing of A/D converters using a linear model , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[16]  Bruce A. Wooley,et al.  The use of linear models in A/D converter testing , 1997 .

[17]  Pramodchandran N. Variyam,et al.  Measuring code edges of ADCs using interpolation and its application to offset and gain error testing , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).