3.3 volt sense-amplifier schemes suitable for 4 Mb BiCMOS SRAMs

The authors propose and discuss sense amplifiers suitable for low voltage operation. Compared with a conventional current sensing scheme, the hierarchical voltage sensing scheme reduces sensing delay by 39% and improves functional minimum voltage to 1.8 V, which is sufficiently low for a 3.3-V static RAM (SRAM). High-speed sensing techniques for 4-Mb VLSI SRAMs and beyond, and performance of a 9-ns, 4-Mb transistor-transistor-logic input/output SRAM implementing one of these sense amplifiers, are also presented.<<ETX>>

[1]  Hiroshi Shimada,et al.  A 10ns 4Mb BICMOS TTL SRAM , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  Makoto Suzuki,et al.  A 3.5 ns, 500 mW 16 kb BiCMOS ECL RAM , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[3]  K. Ochii,et al.  Data-line wiring delay reduction techniques for high-speed BiCMOS SRAM's , 1991, 1991 Symposium on VLSI Circuits.

[4]  M. Kakumu,et al.  High performance BiCMOS technology design for sub-10 ns 4 Mbit BiCMOS SRAM with 3.3 V operation , 1992, 1992 Symposium on VLSI Technology Digest of Technical Papers.

[5]  S. Yamada,et al.  7ns 4Mb BICMOS SRAM With Parallel Testing Circuit , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  H. Momose,et al.  Lower submicron FCBiMOS (fully complementary BiMOS) process with RTP and MeV implanted 5 GHz vertical PNP transistor , 1990, Digest of Technical Papers.1990 Symposium on VLSI Technology.