Control loop design for two-stage DC-DC converters with low voltage/high current output

This work presents a general analysis framework for control loop design of two-stage converters. The results yield a thorough explanation of various loop design approaches. A three-loop method to extend the system bandwidth is proposed. The new control design algorithm is applied to a 48 V/3.3 V two-stage converter. Experiments verify the effectiveness of the control loop design approach.

[1]  Oscar Garcia,et al.  Buck+half bridge (d=50%) topology applied to very low voltage power converters , 2001, APEC 2001. Sixteenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.01CH37181).

[2]  T. Zaitsu,et al.  Ultra high efficiency of 95% for DC/DC converter - considering theoretical limitation of efficiency , 2002, APEC. Seventeenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.02CH37335).

[3]  Fred C. Lee,et al.  Small-signal modeling of average current-mode control , 1992, [Proceedings] APEC '92 Seventh Annual Applied Power Electronics Conference and Exposition.

[4]  H. Sira-Ramirez,et al.  Nonlinear feedback regulator design for the Cuk converter , 1990, 29th IEEE Conference on Decision and Control.

[5]  Milan M. Jovanovic,et al.  Design and performance evaluation of low-voltage/high-current DC/DC on-board modules , 1999, APEC '99. Fourteenth Annual Applied Power Electronics Conference and Exposition. 1999 Conference Proceedings (Cat. No.99CH36285).

[6]  J. Sebastian,et al.  An overall study of the half-bridge complementary-control DC-to-DC converter , 1995, Proceedings of PESC '95 - Power Electronics Specialist Conference.

[7]  J. Sebastian,et al.  Optimized synchronous rectification stage for low output voltage (3.3 V) DC/DC conversion , 1994, Proceedings of 1994 Power Electronics Specialist Conference - PESC'94.

[8]  F. C. Lee,et al.  Three-loop control for multimodule converter systems , 1993 .

[9]  Chunxiao Sun,et al.  Discussions on control loop design in average current mode control [PWM DC/DC power convertors] , 2000, Conference Record of the 2000 IEEE Industry Applications Conference. Thirty-Fifth IAS Annual Meeting and World Conference on Industrial Applications of Electrical Energy (Cat. No.00CH37129).

[10]  A. Mocholi,et al.  Novel three-controller average current mode control of DC-DC PWM converters with improved robustness and dynamic response , 2000 .

[11]  T. Ninomiya,et al.  Extension of bandwidth of two-stage DC-DC converter with low-voltage / high-current output , 2003, IEEE 34th Annual Conference on Power Electronics Specialist, 2003. PESC '03..

[12]  Jun-ichi Itoh,et al.  High Efficiency Power Conversion Using a Matrix Converter 1 , 2005 .

[13]  F.C. Lee,et al.  Two-stage 48 V power pod exploration for 64-bit microprocessor , 2003, Eighteenth Annual IEEE Applied Power Electronics Conference and Exposition, 2003. APEC '03..

[14]  L. H. Dixon,et al.  Average current mode control of switching power supplies , 1990 .

[15]  Slobodan Cuk,et al.  A general unified approach to modelling switching-converter power stages , 1976, 1970 IEEE Power Electronics Specialists Conference.

[16]  J.A. Cobos,et al.  Design of a low output voltage DC/DC converter for telecom application with a new scheme for self-driven synchronous rectification , 1999, APEC '99. Fourteenth Annual Applied Power Electronics Conference and Exposition. 1999 Conference Proceedings (Cat. No.99CH36285).

[17]  Alberto Poveda,et al.  Linear and non-linear control of high-order converters after reducing the order by appropriate techniques , 1989 .

[18]  L. Pinola,et al.  Switched filter for the compensation of power processors , 1989 .

[19]  Tore Undeland,et al.  Power Electronics: Converters, Applications and Design , 1989 .