Virtual reconfigurable scan-chains on FPGAs for optimized board test

This paper presents a method for optimization of board-level scan-test with the help of reconfigurable scan-chains (RSCs) implemented in a programmable logic of FPGA. Despite that the RSC concept is a well-known solution for scan-based test time reduction, the usage of RSC may lead to un-acceptable hardware overhead. In our work, we are targeting a completely new approach of exploiting on-board FPGA resources that being unconfigured are typically available during the manufacturing test phase for carrying out tests using temporarily implemented virtual RSC structures. As the allocated FPGA logic is re-claimed for functional use after the test is finished, the presented method delivers all the advantages of RSCs at no extra HW cost. Experimental results show that the proposed virtual RSCs can fit into all available commercial FPGAs providing a significant overall test time reduction in comparison with traditional Boundary Scan approach.

[1]  Ralph Marlett,et al.  Selectable Length Partial Scan: A Method to Reduce Vector Length , 1991, 1991, Proceedings. International Test Conference.

[2]  Shengye Wang,et al.  A novel structure of dynamic configurable scan chain bypassing unconcerned segments on the fly , 2013, 2013 IEEE 10th International Conference on ASIC.

[3]  Melvin A. Breuer,et al.  Reconfigurable scan chains: A novel approach to reduce test application time , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[4]  Joshua Ferry,et al.  A strategy for board level in-system programmable built-in assisted test and built-in self test , 2005, IEEE International Conference on Test, 2005..

[5]  Min Wang,et al.  A novel configurable boundary-scan circuit design of SRAM-based FPGA , 2011, 2011 IEEE International Conference on Computer Science and Automation Engineering.

[6]  Sergei Devadze,et al.  FPGA-based synthetic instrumentation for board test , 2012, 2012 IEEE International Test Conference.

[7]  Rodham E. Tulloss,et al.  The Test Access Port and Boundary Scan Architecture , 1990 .

[8]  Mike Ricchetti,et al.  Infrastructure IP for Programming and Test of in-system Memory Devices , 2003 .

[9]  Heinz-Dietrich Wuttke,et al.  Automatic generation of an FPGA based embedded test system for printed circuit board testing , 2012, 2012 13th Latin American Test Workshop (LATW).