An Efficient and Effective Methodology to Control Turn-On Sequence of Power Switches for Power Gating Designs

As technology advances, power consumption becomes a big challenge in modern very large-scale integration designs. To resolve this problem, power-gated technology has been widely adopted in circuit designs. Since the turn-on sequence of power switches has a great impact on the rush current, wake-up, and sequence times of a power gating design, this paper proposes a methodology to construct a hybrid routing structure to connect power switches. Our hybrid routing structure can induce less rush current and satisfy timing constraints because a better daisy chain is constructed. To find members of the daisy chain, an integer linear programming algorithm is used to pick up suitable power switches. To determine suitable depth of a daisy chain, we propose a model for a power gating design and induct precise equations to estimate voltage and rush current equations according to the model. All of our experiments are based on industrial designs and measured by vendor tools. The experimental results demonstrate the efficiency and effectiveness of our design methodology.

[1]  Anantha Chandrakasan,et al.  MTCMOS hierarchical sizing based on mutual exclusive discharge patterns , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[2]  Lei He,et al.  Distributed sleep transistor network for power reduction , 2003, DAC '03.

[3]  Suhwan Kim,et al.  Understanding and minimizing ground bounce during mode transition of power gating structures , 2003, ISLPED '03.

[4]  Youngsoo Shin,et al.  Wakeup synthesis and its buffered tree construction for power gating circuit designs , 2010, 2010 ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED).

[5]  Taewhan Kim,et al.  Simultaneous control of power/ground current, wakeup time and transistor overhead in power gated circuits , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[6]  Lee Kee Yong,et al.  Power density aware power gate placement optimization scheme , 2010, 2nd Asia Symposium on Quality Electronic Design (ASQED).

[7]  Azadeh Davoodi,et al.  Wake-up protocols for controlling current surges in MTCMOS-based technology , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[8]  Joseph N. Kozhaya,et al.  An electrically robust method for placing power gating switches in voltage islands , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[9]  Ankur Srivastava,et al.  Leakage Control Through Fine-Grained Placement and Sizing of Sleep Transistors , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Massoud Pedram,et al.  Gate sizing and replication to minimize the effects of virtual ground parasitic resistances in MTCMOS designs , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[11]  Anantha Chandrakasan,et al.  Transistor sizing issues and tool for multi-threshold CMOS technology , 1997, DAC.

[12]  Malgorzata Marek-Sadowska,et al.  Power gating scheduling for power/ground noise reduction , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[13]  Hiroshi Nakamura,et al.  Design and Implementation of Fine-Grain Power Gating with Ground Bounce Suppression , 2009, 2009 22nd International Conference on VLSI Design.

[14]  Tsun-Ming Tseng,et al.  Power-switch routing for coarse-grain MTCMOS technologies , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[15]  Paulo Francisco Butzen,et al.  Leakage Current in Sub-Micrometer CMOS Gates , 2008 .

[16]  Youn-Long Lin,et al.  Power-Up Sequence Control for MTCMOS Designs , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[17]  V Sreekumar,et al.  Impact of leakage and short circuit current in rush current analysis of power gated domains , 2010, Proceedings of the IEEE SoutheastCon 2010 (SoutheastCon).

[18]  Shih-Chieh Chang,et al.  An efficient wake-up schedule during power mode transition considering spurious glitches phenomenon , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[19]  Robert C. Aitken,et al.  Low Power Methodology Manual - for System-on-Chip Design , 2007 .