A Third-Order Switched-Current Delta-Sigma Modulator with Analog Error Cancellation Logic and Digital Comb Filter

[1]  Massimiliano Laddomada,et al.  Comb-Cosine prefilter based decimation filter , 2010, 2010 IEEE International Conference on Industrial Technology.

[2]  Bang-Sup Song,et al.  A Fifth-Order G$_{\rm m}$–C Continuous-Time $\Delta\Sigma$ Modulator With Process-Insensitive Input Linear Range , 2009, IEEE Journal of Solid-State Circuits.

[3]  Jeongjin Roh,et al.  Class-D Audio Amplifier Using 1-Bit Fourth-Order Delta-Sigma Modulation , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  L. Wanhammar,et al.  Design of high-speed multiplierless filters using a nonrecursive signed common subexpression algorithm , 2002 .

[5]  D. B. Ribner,et al.  A comparison of modulator networks for high-order oversampled Sigma Delta analog-to-digital converters , 1991 .

[6]  M. Ekpanyapong,et al.  A comparative analysis of behavioral simulation for third-order cascaded multi-bit Delta-Sigma modulator with interstage feedback paths , 2010, ECTI-CON2010: The 2010 ECTI International Confernce on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology.

[7]  Guo-Ming Sung,et al.  High-order delta-sigma modulator with switched-current feedback memory cell , 2008, APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems.

[8]  Guo-Ming Sung,et al.  A comparison of second-order sigma-delta modulator between switched-capacitor and switched-current techniques , 2008, APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems.

[9]  Behnam Sedighi,et al.  Performance Comparison of Switched-Capacitor and Switched-Current Pipeline ADCs , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[10]  M. Atarodi,et al.  An Elaborate Design and Implementation of a 3rd order Sigma-Delta Modulator ADC for Wideband Signals , 2008, 2008 4th IEEE International Conference on Circuits and Systems for Communications.

[11]  Nianxiong Tan.  Switched-current oversampling converters , 1995 .

[12]  Guo-Ming Sung,et al.  An ASIC design for decimation filter with canonic signed-digit representation , 2009, 2008 International Symposium on Intelligent Signal Processing and Communications Systems.

[13]  Jie Huang,et al.  An optimized design for a decimation filter and implementation for Sigma-Delta ADC , 2009, 2009 IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC).

[14]  Cesar Ramos Rodrigues,et al.  A switched current sigma delta modulator using a low distortion feedfoward topology , 2010, 2010 53rd IEEE International Midwest Symposium on Circuits and Systems.

[15]  Alan N. Willson,et al.  A 1.2 Gb/s recursive polyphase cascaded integrator-comb prefilter for high speed digital decimation filters in 0.18-μm CMOS , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[16]  Alan N. Willson,et al.  Application of filter sharpening to cascaded integrator-comb decimation filters , 1997, IEEE Trans. Signal Process..

[17]  Shuenn-Yuh Lee,et al.  A low-voltage adaptive switched-current SDM for bio-acquisition microsystems , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[18]  Chunyan Wang.  An approach to an efficient reduction of the switching noise in switched-current circuits , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[19]  Izzet Kale,et al.  Modeling of switched-capacitor delta-sigma Modulators in SIMULINK , 2005, IEEE Transactions on Instrumentation and Measurement.

[20]  John B. Hughes,et al.  S/sup 2/I: a two-step approach to switched-currents , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[21]  Belén Pérez-Verdú,et al.  Analysis of Error Mechanisms in Switched-Current Sigma-Delta Modulators , 2004 .

[22]  Yong Ching Lim,et al.  Signed power-of-two term allocation scheme for the design of digital filters , 1999 .

[23]  Yuta Nakashima,et al.  A Fifth-Order G m -C Continuous-Time ΔΣ Modulator With Process-Insensitive Input Linear Range. , 2009 .

[24]  Daisuke Kanemoto,et al.  A third order delta-sigma modulator employing shared opamp technique for WCDMA on 0.18um CMOS , 2011, IEICE Electron. Express.