Repeater stage timing analysis for VLSI resistive interconnects
暂无分享,去创建一个
[1] Alexander Chatzigeorgiou,et al. Modeling CMOS gates driving RC interconnect loads , 2001 .
[2] Alexander Chatzigeorgiou,et al. Single transistor primitive for timing and power modelling of CMOS gates , 2000 .
[3] R. P. Agarwal,et al. Performance Controlling Parameters of Voltage-Scaled Repeaters for Long Interconnections , 2005 .
[4] A. R. Newton,et al. Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .
[5] J.D. Meindl,et al. Optimal interconnection circuits for VLSI , 1985, IEEE Transactions on Electron Devices.
[6] Yu Cao,et al. New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).
[7] Rajeevan Chandel,et al. Repeater insertion in global interconnects in VLSI circuits , 2005 .
[8] Eby G. Friedman,et al. Repeater design to reduce delay and power in resistive interconnect , 1998 .