Reducing the Soft-Error Rate of a High-Performance Microprocessor