Signal-power integrity co-simulations of high speed systems via chip-package-PCB co-analysis methodology

Under the platform of a high-speed package system, a modeling method considering all the significant effects from the chip, package, and board levels is developed to identify and investigate the critical nets affecting the signal or power integrity(SI/PI). For SI issues, accurate modelings for signal channel are verified by system of high speed line. The following what-if analyses help to identify the package trace's bottlenecks and have great effects on signal transmission. For PI part, the modeling methodologies for power distribution networks of data line are demonstrated and validated with the results of frequency domain simulation. Lastly, with the co-simulations by chip-package-PCB model, the paper was talked about the SI and PI problem using SI-PI co-analysis methodology. The analysis results indicates that the parasitic effects of the high speed package system are the most critical, depicting the importance of improved package design in the next high speed package system.

[1]  Tzong-Lin Wu,et al.  Chip-package-board co-design - a DDR3 system design example from circuit designers’ perspective , 2008, 2008 Electrical Design of Advanced Packaging and Systems Symposium.

[2]  Wei-Da Guo,et al.  Signal/Power Integrity Modeling of High-Speed Memory Modules Using Chip-Package-Board Coanalysis , 2010, IEEE Transactions on Electromagnetic Compatibility.

[3]  M. Swaminathan,et al.  Construction of broadband passive macromodels from frequency data for simulation of distributed interconnect networks , 2004, IEEE Transactions on Electromagnetic Compatibility.

[4]  Madhavan Swaminathan,et al.  Power Integrity Modeling and Design for Semiconductors and Systems , 2007 .

[5]  Gustavo Blando,et al.  Examining the Impact of Split Planes on Signal and Power Integrity , 2009 .

[6]  Joungho Kim,et al.  Power distribution networks for system-on-package: status and challenges , 2004, IEEE Transactions on Advanced Packaging.

[7]  Fengchao Xiao,et al.  Crosstalk analysis model for traces crossing split ground plane and its reduction by stitching capacitor , 2007 .

[8]  Weimin Shi,et al.  Electrical impact of high-speed bus crossing plane split , 2002, 2002 IEEE International Symposium on Electromagnetic Compatibility.

[9]  P. R. Mukund,et al.  Chip package co-design of a heterogeneously integrated 2.45 GHz CMOS VCO using embedded passives in a silicon package , 2004, 17th International Conference on VLSI Design. Proceedings..

[10]  Li-Rong Zheng,et al.  Chip-package co-design of common emitter LNA in system-on-package with on-chip versus off-chip passive component analysis , 2003, Electrical Performance of Electrical Packaging (IEEE Cat. No. 03TH8710).