Analytical Modeling for a Novel Triple RESURF LDMOS With N-Top Layer