The design of current mode CMOS multiple-valued circuits

A vertical partitioning algorithm for the design of multiple-valued current-mode CMOS logic (CMCL) circuits that is based on the cost-table technique is proposed. The algorithm is a heuristic search technique (AO* algorithm) applied to an AND-OR tree. It partitions a given function according to the location of logic zeros. It is significantly faster than exhaustive search while providing realizations that are almost as good. A cost-table that results in better realizations than obtained with a previous cost-table is proposed.<<ETX>>

[1]  Zvonko G. Vranesic,et al.  Algorithmic Synthesis of MVL Functions for CCD Implementation , 1991, IEEE Trans. Computers.

[2]  M.H. Abd-El-Barr,et al.  The incremental-cost approach for synthesis of CCD 4-valued unary functions , 1988, [1988] Proceedings. The Eighteenth International Symposium on Multiple-Valued Logic.

[3]  S. Onneweer,et al.  Structural computer-aided design of current-mode CMOS logic circuits , 1988, [1988] Proceedings. The Eighteenth International Symposium on Multiple-Valued Logic.

[4]  Alberto Martelli,et al.  Additive AND/OR Graphs , 1973, IJCAI.

[5]  M. Kameyama,et al.  Design of highly parallel residue arithmetic circuits based on multiple-valued bidirectional current-mode MOS technology , 1988, [1988] Proceedings. The Eighteenth International Symposium on Multiple-Valued Logic.

[6]  Alberto Martelli,et al.  Optimizing decision trees through heuristically guided search , 1978, CACM.

[7]  RaphaelBertram,et al.  Correction to "A Formal Basis for the Heuristic Determination of Minimum Cost Paths" , 1972 .

[8]  Hans G. Kerkhoff,et al.  Multiple-Valued Logic Charge-Coupled Devices , 1981, IEEE Transactions on Computers.

[9]  K. W. Current,et al.  A Quaternary Logic Encoder-Decoder Circuit Design Using CMOS, , 1983 .