Evaluation of delay-time degradation of low-voltage BiCMOS based on a novel analytical delay-time modeling
暂无分享,去创建一个
[1] Hung Chang Lin,et al. Complementary MOS—Bipolar transistor structure , 1969 .
[2] Yasuo Ohmori,et al. BiCMOS circuit technology for a high speed SRAM , 1987, 1987 Symposium on VLSI Circuits.
[3] G. P. Rosseel,et al. Influence of device parameters on the switching speed of BiCMOS buffers , 1989 .
[4] H. J. Shin,et al. Performance comparison of driver configurations and full-swing techniques for BiCMOS logic circuits , 1990 .
[5] Atsuo Watanabe,et al. Future BiCMOS technology for scaled supply voltage , 1989, International Technical Digest on Electron Devices Meeting.
[6] H. Momose,et al. 0.5 Micron BICMOS technology , 1987, 1987 International Electron Devices Meeting.
[7] Neil Weste,et al. Principles of CMOS VLSI Design , 1985 .
[8] H.J. Shin. Full-swing logic circuits in a complementary BiCMOS technology , 1990, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.
[9] Yoji Nishio,et al. High‐speed logic circuits combining bipolar and CMOS technology , 1986 .
[10] C.-L. Chen,et al. Full-swing complementary BiCMOS logic circuits , 1989, Proceedings of the Bipolar Circuits and Technology Meeting.
[11] H. C. Lin. Further comments on "Complementary MOS-bipolar transistor structure" , 1970 .