Hybrid Particle Swarm Optimization-Firefly algorithm (HPSOFF) for combinatorial optimization of non-slicing VLSI floorplanning

Floorplanning is the initial step in the process of designing layout of the chip. It is employed to plan the positions and shapes of modules during the process of VLSI Design cycle to optimize the cost metrics like layout area and wirelength. In this paper, a Hybrid Particle Swarm Optimization-Firefly (HPSOFF) algorithm is proposed which integrates Particle Swarm Optimization (PSO), Firefly (FF) and Modified Corner List (MCL) algorithms. Initially, PSO algorithm utilizes MCL algorithm for non-slicing floorplan representations and fitness value evaluation. The solutions obtained from PSO are provided as initial solutions to FF algorithm. Fitness function evaluation and floorplan representations for FF algorithm are again carried out using MCL algorithm. The proposed algorithm is illustrated using Microelectronics Centre of North Carolina (MCNC) and Gigascale Systems Research Centre (GSRC) benchmark circuits. The results obtained are compared with the solutions derived from other stochastic algorithms and the proposed algorithm provides better solutions for both the benchmark circuits. 9

[1]  Igor L. Markov,et al.  Fixed-outline floorplanning: enabling hierarchical design , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[2]  Jing Liu,et al.  Multiagent evolutionary algorithm for floorplanning using moving block sequence , 2007, 2007 IEEE Congress on Evolutionary Computation.

[3]  Yao-Wen Chang,et al.  TCG: A transitive closure graph-based representation for general floorplans , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Takeshi Yoshimura,et al.  An O-tree representation of non-slicing floorplan and its applications , 1999, DAC '99.

[5]  Pandian Vasant,et al.  Hybrid optimization techniques of pattern search and genetic algorithm: A case study in production system , 2013, Int. J. Hybrid Intell. Syst..

[6]  Harikrishnan Ramiah,et al.  Variable-Order Ant System for VLSI multiobjective floorplanning , 2013, Appl. Soft Comput..

[7]  Hsiang-Cheh Huang,et al.  A refactoring method for cache-efficient swarm intelligence algorithms , 2012, Inf. Sci..

[8]  Yao-Wen Chang,et al.  B*-trees: a new representation for non-slicing floorplans , 2000, Proceedings 37th Design Automation Conference.

[9]  Yao-Wen Chang,et al.  Corner sequence - a P-admissible floorplan representation with a worst case linear-time packing scheme , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Yici Cai,et al.  Corner block list representation and its application to floorplan optimization , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  Chun Lu,et al.  An improved GA and a novel PSO-GA-based hybrid algorithm , 2005, Inf. Process. Lett..

[12]  Cengiz Kahraman,et al.  Usage of Metaheuristics in Engineering: A Literature Review , 2013 .

[13]  Xin-She Yang,et al.  Firefly Algorithms for Multimodal Optimization , 2009, SAGA.

[14]  Hsiang-Cheh Huang,et al.  Coevolutionary genetic watermarking for owner identification , 2014, Neural Computing and Applications.

[15]  Martin D. F. Wong,et al.  Fast evaluation of sequence pair in block placement by longest common subsequence computation , 2000, DATE '00.

[16]  Yiming Li,et al.  Temperature Aware Floorplanning via Geometry Programming , 2008, 2008 11th IEEE International Conference on Computational Science and Engineering - Workshops.

[17]  André Ivanov,et al.  Sequence pair based voltage island floorplanning , 2011, 2011 International Green Computing Conference and Workshops.

[18]  Takeshi Yoshimura,et al.  Floorplanning using a tree representation , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[19]  A. Senthil Kumar,et al.  Thermal-Aware Non-slicing VLSI Floorplanning Using a Smart Decision-Making PSO-GA Based Hybrid Algorithm , 2015, Circuits Syst. Signal Process..

[20]  Guolong Chen,et al.  A PSO-based intelligent decision algorithm for VLSI floorplanning , 2010, Soft Comput..

[21]  Yoji Kajitani,et al.  VLSI module placement based on rectangle-packing by the sequence-pair , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[22]  M. Montaz Ali,et al.  A Hybrid Simulated Annealing Algorithm for Nonslicing VLSI Floorplanning , 2011, IEEE Transactions on Systems, Man, and Cybernetics, Part C (Applications and Reviews).

[23]  Yao-Wen Chang,et al.  TCG-S: orthogonal coupling of P/sup */-admissible representations for general floorplans , 2004, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[24]  Evangeline F. Y. Young,et al.  Twin binary sequences: a non-redundant representation for general non-slicing floorplan , 2002, ISPD '02.

[25]  Pandian Vasant,et al.  Handbook of Research on Modern Optimization Algorithms and Applications in Engineering and Economics , 2016 .

[26]  S. Anand,et al.  Customized simulated annealing based decision algorithms for combinatorial optimization in VLSI floorplanning problem , 2011, Computational Optimization and Applications.

[27]  Yao-Wen Chang,et al.  TCG-S: orthogonal coupling of P*-admissible representations for general floorplans , 2004, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324).

[28]  S. N. Sivanandam,et al.  Dynamic Task Scheduling with Load Balancing using Hybrid Particle Swarm Optimization , 2009 .

[29]  Takeshi Yoshimura,et al.  An enhanced perturbing algorithm for floorplan design using the O-tree representation , 2000, ISPD '00.

[30]  Martin D. F. Wong,et al.  Fast evaluation of sequence pair in block placement by longestcommon subsequence computation , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[31]  Amarbir Singh,et al.  Non Slicing Floorplan Representations in VLSI Floorplanning: A Summary , 2013 .

[32]  Jing Liu,et al.  Moving Block Sequence and Organizational Evolutionary Algorithm for General Floorplanning With Arbitrarily Shaped Rectilinear Blocks , 2008, IEEE Transactions on Evolutionary Computation.