论文信息 - Investigation of Bias-Temperature Instability in work-function-tuned high-k/metal-gate stacks

Investigation of Bias-Temperature Instability in work-function-tuned high-k/metal-gate stacks

The impact of Vth-adjusting layers on high-k/metal-gate n- and pFinFET Vth stability is investigated. Additional insight is gained by monitoring ΔVth recovery transients over several decades in time. Vth-adjusting capping layers deposited directly on top of the gate dielectric degrade the Vth stability. The Vth stability improves as the capping layers are buried in the gate metal and are thus isolated from the gate dielectric. A combination of a capping layer thickness and depth in the metal gate is found that practically eliminates nFET Vth instability.

Anabela Veloso | Philippe Roussel | Tibor Grasser | Guido Groeseneken | Ben Kaczer

[1] G. Bersuker,et al. Experimental Evidence of the Fast and Slow Charge Trapping/Detrapping Processes in High- k Dielectrics Subjected to PBTI Stress , 2008, IEEE Electron Device Letters.

[2] G. Ribes,et al. Paradigm Shift for NBTI Characterization in Ultra-Scaled CMOS Technologies , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[3] S. Mahapatra,et al. Recent Issues in Negative-Bias Temperature Instability: Initial Degradation, Field Dependence of Interface Trap Generation, Hole Trapping Effects, and Relaxation , 2007, IEEE Transactions on Electron Devices.