Chapter Seven - Power-efficient network-on-chip design by partial topology reconfiguration