Scalable FFT processor for MIMO-OFDM based SDR systems

In this paper, an area-efficient FFT processor is proposed for MIMO-OFDM based SDR systems. The proposed scalable FFT processor can support the variable length of 64, 128, 512, 1024 and 2048. By reducing the required number of nontrivial multipliers with mixed-radix (MR) and multi-path delay commutator (MDC) architecture, the complexity of the proposed FFT processor is dramatically decreased. The proposed FFT processor was designed in hardware description language (HDL) and synthesized to gate-level circuits using 0.13um CMOS standard cell library. With the proposed architecture, the gate count for the processor is 46K and the size of memory is 90Kbits, which are reduced by 59% and 39%, respectively, compared with those of the 4-channel radix-2 single-path delay feedback (R2SDF) FFT processor. Also, compared with 4-channel radix-2 MDC (R2MDC) FFT processor, it is confirmed that the gate count and memory size are reduced by 16.4% and 26.8%, respectively.

[1]  Yunho Jung,et al.  New efficient FFT algorithm and pipeline implementation results for OFDM/DMT applications , 2003, IEEE Trans. Consumer Electron..

[2]  Kazuhiro Uehara,et al.  Performance of IEEE 802.11 wireless LAN implemented on software defined radio with hybrid programmable architecture , 2005, IEEE International Conference on Communications, 2003. ICC '03..

[3]  Chen-Yi Lee,et al.  Design of an FFT/IFFT Processor for MIMO OFDM Systems , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  J. Tellado,et al.  A fourth-generation MIMO-OFDM broadband wireless system: design, performance, and field trial results , 2002, IEEE Commun. Mag..

[5]  Jaeseok Kim,et al.  Low complexity pipeline FFT processor for MIMO-OFDM systems , 2007, IEICE Electron. Express.

[6]  Shousheng He,et al.  Designing pipeline FFT processor for OFDM (de)modulation , 1998, 1998 URSI International Symposium on Signals, Systems, and Electronics. Conference Proceedings (Cat. No.98EX167).

[7]  Mats Torkelson,et al.  A new approach to pipeline FFT processor , 1996, Proceedings of International Conference on Parallel Processing.

[8]  Gerard J. M. Smit,et al.  Towards Software Defined Radios Using Coarse-Grained Reconfigurable Hardware , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  A. M. Abdullah,et al.  Wireless lan medium access control (mac) and physical layer (phy) specifications , 1997 .

[10]  Joseph Mitola,et al.  The software radio architecture , 1995, IEEE Commun. Mag..

[11]  Prem Kumar,et al.  An Integrated Draft 802.11n Compliant MIMO Baseband and MAC Processor , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[12]  P. G. Gulak,et al.  Empirical performance prediction for IFFT/FFT cores for OFDM systems-on-a-chip , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[13]  C. K. Yuen,et al.  Theory and Application of Digital Signal Processing , 1978, IEEE Transactions on Systems, Man, and Cybernetics.

[14]  T. Sansaloni,et al.  Efficient pipeline FFT processors for WLAN MIMO-OFDM systems , 2005 .

[15]  Nj Piscataway,et al.  Wireless LAN medium access control (MAC) and physical layer (PHY) specifications , 1996 .