A 10.4-ENOB 120MS/s SAR ADC with DAC linearity calibration in 90nm CMOS

This paper proposes a DAC linearity calibration and a phase-splitting bit register for a SAR ADC. The calibration corrects the conversion nonlinearity of the bridge DAC structure in the digital domain leading to higher accuracy and insensitivity to comparison offset. Moreover, a phase-splitting bit register is presented to optimize the speed of the digital circuitry. Measurements obtained from a 90nm CMOS prototype operating at 120MS/s and 1.2V supply achieve a SNDR of 64.3dB with 3.2mW power dissipation.

[1]  Hae-Seung Lee,et al.  A zero-crossing based 12b 100MS/s pipelined ADC with decision boundary gap estimation calibration , 2010, 2010 Symposium on VLSI Circuits.

[2]  Rui Paulo Martins,et al.  A 2.3mW 10-bit 170MS/s two-step binary-search assisted time-interleaved SAR ADC , 2012, CICC.

[3]  Wenbo Liu,et al.  A 12b 22.5/45MS/s 3.0mW 0.059mm2 CMOS SAR ADC achieving over 90dB SFDR , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[4]  Wenbo Liu,et al.  A 12-bit 50-MS/s 3.3-mW SAR ADC with background digital calibration , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[5]  Franco Maloberti,et al.  A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[6]  Sanroku Tsukamoto,et al.  A 10b 50MS/s 820µW SAR ADC with on-chip digital calibration , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).