A multi-measurements RO-TDC implemented in a Xilinx field programmable gate array

In this paper, an area efficient time to digital converter (TDC) performing measurements between multiple hit signals is proposed. Our TDC is based on a delay line configured as a ring oscillator and a round tracker to count the number of iterations through the oscillator. Lookup tables configured as distributed RAMs and shift registers are used to sample the oscillator and the round tracker states whenever a transition on a signal occurs. A theoretical study is elaborated to estimate FPGA resources required to implement the proposed TDC in comparison with a multichannel basic RO-TDC. It is shown that the gain in the number of Flip-Flops and Lookup tables can reach factors of 85 and 2.1 respectively in an architecture made of a six-stage oscillator, a 32-state round tracker and 20 input hit signals. Temporal characteristics extracted from our TDC implemented in a Xilinx ZYNQ family FPGA are reported.

[1]  J. Benlloch,et al.  Time-to-Digital Converter Based on FPGA With Multiple Channel Capability , 2014, IEEE Transactions on Nuclear Science.

[2]  E. Bergeron,et al.  Using dynamic reconfiguration to implement high-resolution programmable delays on an FPGA , 2008, 2008 Joint 6th International IEEE Northeast Workshop on Circuits and Systems and TAISA Conference.

[3]  Jinyuan Wu,et al.  Uneven bin width digitization and a timing calibration method using cascaded PLL , 2014, 2014 19th IEEE-NPSS Real Time Conference.

[4]  R.B. Staszewski,et al.  TDC-based frequency synthesizer for wireless applications , 2004, 2004 IEE Radio Frequency Integrated Circuits (RFIC) Systems. Digest of Papers.

[5]  Shubin Liu,et al.  A 1.7 ps Equivalent Bin Size and 4.2 ps RMS FPGA TDC Based on Multichain Measurements Averaging Method , 2015, IEEE Transactions on Nuclear Science.

[6]  Srinivas Devadas,et al.  Automated Design, Implementation, and Evaluation of Arbiter-based PUF on FPGA using Programmable Delay Lines , 2014, IACR Cryptol. ePrint Arch..

[7]  Edoardo Charbon,et al.  A Time-Resolved, Low-Noise Single-Photon Image Sensor Fabricated in Deep-Submicron CMOS Technology , 2012, IEEE Journal of Solid-State Circuits.

[8]  Nitin Chandrachoodan,et al.  Implementation of a 30 ps resolution time to digital converter in FPGA , 2015, 2015 International Conference on Electronic Design, Computer Networks & Automated Verification (EDCAV).

[9]  M.Z. Straayer,et al.  A Multi-Path Gated Ring Oscillator TDC With First-Order Noise Shaping , 2009, IEEE Journal of Solid-State Circuits.

[10]  Jie Zhang,et al.  A new delay line loops shrinking time-to-digital converter in low-cost FPGA , 2015 .

[11]  Takahiro J. Yamaguchi,et al.  Stochastic TDC architecture with self-calibration , 2010, 2010 IEEE Asia Pacific Conference on Circuits and Systems.

[12]  M. Jamal Deen,et al.  Recent Developments and Design Challenges of High-Performance Ring Oscillator CMOS Time-to-Digital Converters , 2016, IEEE Transactions on Electron Devices.

[13]  G. Borghi,et al.  Sub-200 ps CRT in monolithic scintillator PET detectors using digital SiPM arrays and maximum likelihood interaction time estimation , 2013, Physics in medicine and biology.

[14]  C. Ugur,et al.  A 16 channel high resolution (<11 ps RMS) Time-to-Digital Converter in a Field Programmable Gate Array , 2012 .

[15]  Woo-Young Choi,et al.  A Time-to-Digital Converter Based on a Multiphase Reference Clock and a Binary Counter With a Novel Sampling Error Corrector , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[16]  Yonggang Wang,et al.  A 256-channel multi-phase clock sampling-based time-to-digital converter implemented in a Kintex-7 FPGA , 2016, 2016 IEEE International Instrumentation and Measurement Technology Conference Proceedings.