论文信息 - A 20 Gbps 1-tap decision feedback equalizer with unfixed tap coefficient

A 20 Gbps 1-tap decision feedback equalizer with unfixed tap coefficient

This paper describes a 1-tap DFE with unfixed tap coefficient. According to the data patterns, the inter-symbol interference (ISI) is changed. The data patterns will be predicted using the DC level detector and the tap coefficient of the DFE will be adjusted to achieve high gain against high attenuation. The proposed 1-tap DFE with unfixed tap coefficient solves a high channel loss problem while it consumes low power. Designed in 65-nm CMOS technology, a 20 Gb/s receiver is composed of 1-tap half rate DFE with unfixed tap coefficient which compensates 20 dB attenuation, and it consumes 22.65 mW for 1-V supply.

Lee-Sup Kim | Yong-Hun Kim

[1] Jri Lee,et al. A 21-Gb/s 87-mW Transceiver With FFE/DFE/Analog Equalizer in 65-nm CMOS Technology , 2010, IEEE Journal of Solid-State Circuits.

[2] Jae-Yoon Sim,et al. A 2-Gb/s CMOS Integrating Two-Tap DFE Receiver for Four-Drop Single-Ended Signaling , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3] Behzad Razavi,et al. Low-Power CMOS Equalizer Design for 20-Gb/s Systems , 2011, IEEE Journal of Solid-State Circuits.

[4] Daniel J. Friedman,et al. A 12-Gb/s 11-mW Half-Rate Sampled 5-Tap Decision Feedback Equalizer With Current-Integrating Summers in 45-nm SOI CMOS Technology , 2009, IEEE J. Solid State Circuits.