3D integration for energy efficient system design

3D integration technology provides capability to inexpensively integrate heterogeneous technologies, and improve power/energy efficiency of a system, as demonstrated by the TFLOP system prototype with 3D integrated SRAM.

[1]  Sriram R. Vangal,et al.  A 5-GHz Mesh Interconnect for a Teraflops Processor , 2007, IEEE Micro.

[2]  Mitsumasa Koyanagi,et al.  Future system-on-silicon LSI chips , 1998, IEEE Micro.

[3]  Shekhar Y. Borkar,et al.  Design challenges of technology scaling , 1999, IEEE Micro.

[4]  Richard E. Matick,et al.  A 500MHz Random Cycle 1.5ns-Latency, SOI Embedded DRAM Macro Featuring a 3T Micro Sense Amplifier , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  S. Borkar,et al.  An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[6]  Saurabh Dighe,et al.  Teraflops prototype processor with 80 cores , 2007, 2007 IEEE Hot Chips 19 Symposium (HCS).