Process variation in embedded memories: failure analysis and variation aware architecture
暂无分享,去创建一个
B.C. Paul | K. Roy | A. Agarwal | S. Mukhopadhyay | S. Mukhopadhyay | A. Agarwal | K. Roy | B. Paul
[1] Todd M. Austin,et al. The SimpleScalar tool set, version 2.0 , 1997, CARN.
[2] Ping Yang,et al. Parametric yield optimization for MOS circuit blocks , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] K. Roy,et al. Modeling and estimation of failure probability due to parameter variations in nano-scale SRAMs for yield enhancement , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).
[4] Keiichi Higeta,et al. Built-in self-test for GHz embedded SRAMs using flexible pattern generator and new repair algorithm , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).
[5] Kaushik Roy,et al. Statistical design and optimization of SRAM cell for yield enhancement , 2004, ICCAD 2004.
[6] Zainalabedin Navabi,et al. An efficient BIST method for testing of embedded SRAMs , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).
[7] S. E. Schuster. Multiple word/bit line redundancy for semiconductor memories , 1978 .
[8] J. Meindl,et al. The impact of intrinsic device fluctuations on CMOS SRAM cell stability , 2001, IEEE J. Solid State Circuits.
[9] Howard Leo Kalter,et al. A 50-ns 16-Mb DRAM with a 10-ns data rate and on-chip ECC , 1990 .
[10] Mark D. Hill,et al. Performance Implications of Tolerating Cache Faults , 1993, IEEE Trans. Computers.
[11] Haridimos T. Vergos,et al. Performance recovery in direct-mapped faulty caches via the use of a very small fully associative spare cache , 1995, Proceedings of 1995 IEEE International Computer Performance and Dependability Symposium.
[12] Vivek De,et al. Intrinsic MOSFET parameter fluctuations due to random dopant placement , 1997, IEEE Trans. Very Large Scale Integr. Syst..
[13] M. Horiguchi,et al. Redundancy techniques for high-density DRAMs , 1997, 1997 Proceedings Second Annual IEEE International Conference on Innovative Systems in Silicon.
[14] Gurindar S. Sohi. Cache Memory Organization to Enhance the Yield of High-Performance VLSI Processors , 1989, IEEE Trans. Computers.
[15] Edward J. McCluskey,et al. PADded cache: a new fault-tolerance technique for cache memories , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).
[16] F. Beenker,et al. Fault Modeling and Test Algorithm Development. , 1988 .
[17] Victor Chin,et al. Cache on an Itanium Microprocessor , 2002 .
[18] T. Wada,et al. An analytical access time model for on-chip cache memories , 1992 .