A charge pump based timing-skew calibration for time-interleaved ADC

This paper presents a background-calibration technique of timing skew for time-interleaved analog-to-digital converters (TIADCs). Without any kind of additional calibration signals, the timing skew between any two adjacent interleaved channels is detected by the capacitive charge pumps, and minimized by the digitally controlled delay elements (DCDEs). The calibration behaviors are analyzed and verified on transistor-level simulations. An 8-bit 4-channel TIADC is used as an example for demonstration. The simulation results show that the proposed technique can improve the SNDR from 35.1 dB to 49.6 dB at Nyquist input frequency as the extreme case.

[1]  Haruo Kobayashi,et al.  Explicit analysis of channel mismatch effects in time-interleaved ADC systems , 2001 .

[2]  M. Waltari,et al.  A 10-bit 200 MS/s CMOS parallel pipeline A/D converter , 2001, Proceedings of the 26th European Solid-State Circuits Conference.

[3]  D.K. Su,et al.  A 150-MS/s 8-b 71-mW CMOS time-interleaved ADC , 2005, IEEE Journal of Solid-State Circuits.

[4]  Bernard C. Levy,et al.  Blind Calibration of Timing Offsets for Four-Channel Time-Interleaved ADCs , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Huawen Jin,et al.  A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADCs , 2000 .

[6]  Rui Paulo Martins,et al.  Exact spectra analysis of sampled signals with jitter-induced nonuniformly holding effects , 2004, IEEE Transactions on Instrumentation and Measurement.