Wafer level chip scale packaging (WL-CSP): an overview

Several wafer level chip scale package (WLCSP) technologies have been developed which generate fully packaged and tested chips on the wafer prior to dicing. Many of these technologies are based on simple peripheral pad redistribution technology followed by attachment of 0.3-0.5 mm solder balls. The larger standoff generated by these solder balls result in better reliability for the WLCSP's when underfill is not used than for equivalent flip chip parts. Rambus/sup TM/ RDRAM and integrated passives are two applications that should see wide acceptance of WLCSP packages.

[1]  G. A. Rinne,et al.  A minimal CSP , 2000, ECTC 2000.

[2]  Nikhil Vishwanath Kelkar,et al.  MicroSMD-a wafer level chip scale package , 2000, ECTC 2000.

[3]  J. Simon.  Future waferlevel CSP packaging , 1998, 2nd 1998 IEMT/IMC Symposium (IEEE Cat. No.98EX225).

[4]  Yutaka Tsukada,et al.  Surface laminar circuit packaging , 1992, 1992 Proceedings 42nd Electronic Components & Technology Conference.

[5]  Robert M Kennedy,et al.  Integrated thin film capacitor arrays , 1999 .

[6]  L. Nguyen,et al.  Wafer level Chip Scale packaging : Solder joint reliability , 1998 .

[7]  P. Garrou.  High density, low cost packaging and interconnect technology , 1998, 2nd 1998 IEMT/IMC Symposium (IEEE Cat. No.98EX225).

[8]  R. H. Heistand,et al.  Integrated Thin Film Capacitor Arrays Utilizing Sol-Gel Derived Ferroelectrics , 1999 .

[9]  Takashi Nukii,et al.  Reliability of soldered joints in CSPs of various designs and mounting conditions , 1998, 2nd 1998 IEMT/IMC Symposium (IEEE Cat. No.98EX225).

[10]  Scott Barrett,et al.  Ultra CSP/sup TM/-a wafer level package , 2000 .

[11]  P. Thompson,et al.  Chip-scale packaging , 1997 .

[12]  I. Miyanaga,et al.  A wafer-level burn-in technology using the contactor controlled thermal expansion , 1997, Proceedings 1997 International Conference on Multichip Modules.