Area-Throughput Trade-Offs for SHA-1 and SHA-256 Hash Functions' Pipelined Designs

High-throughput designs of hash functions are strongly demanded due to the need for security in every transmitted packet of worldwide e-transactions. Thus, optimized and non-optimized pipelined architectures have been proposed raising, however, important questions. Which is the optimum number of the pipeline stages? Is it worth to develop optimized designs or could the same results be achieved by increasing only the pipeline stages of the non-optimized designs? The paper answers the above questions studying extensively many pipelined architectures of SHA-1 and SHA-256 hashes, implemented in FPGAs, in terms of throughput/area (T/A) factor. Also, guides for developing efficient security schemes designs are provided.

[1]  Francis M. Crowe,et al.  Optimisation of the SHA-2 family of hash functions on FPGAs , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).

[2]  Luigi Dadda,et al.  Quasi-pipelined hash circuits , 2005, 17th IEEE Symposium on Computer Arithmetic (ARITH'05).

[3]  Odysseas G. Koufopavlou,et al.  Implementation of the SHA-2 Hash Family Standard Using FPGAs , 2005, The Journal of Supercomputing.

[4]  Artemios G. Voyiatzis,et al.  Pipelined SHA-3 Implementations on FPGA: Architecture and Performance Analysis , 2015, CS2@HiPEAC.

[5]  David Johnston,et al.  Overview of IEEE 802.16 security , 2004, IEEE Security & Privacy Magazine.

[6]  John W. Lockwood,et al.  IPSec implementation on Xilinx Virtex-II Pro FPGA and its application , 2005, 19th IEEE International Parallel and Distributed Processing Symposium.

[7]  Odysseas G. Koufopavlou,et al.  Open Mobile Alliance (OMA) security layer: Architecture, implementation and performance evaluation of the integrity unit , 2009, New Generation Computing.

[8]  Bojani,et al.  HASH ALGORITHMS FOR CRYPTOGRAPHIC PROTOCOLS : FPGA IMPLEMENTATIONS , 2002 .

[9]  Alok N. Choudhary,et al.  Exploring Area/Delay Tradeoffs in an AES FPGA Implementation , 2004, FPL.

[10]  Jaecheol Ryou,et al.  Compact Implementation of SHA-1 Hash Function for Mobile Trusted Module , 2008, WISA.

[11]  Rached Tourki,et al.  Architectural design features of a programmable high throughput reconfigurable SHA-2 Processor , 2008 .

[12]  Jaecheol Ryou,et al.  Efficient Hardware Architecture of SHA-256 Algorithm for Trusted Mobile Computing , 2009, Inscrypt.

[13]  Fayez Gebali,et al.  Design and Performance Analysis of a Unified, Reconfigurable HMAC-Hash Unit , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Ingrid Verbauwhede,et al.  Area-throughput trade-offs for fully pipelined 30 to 70 Gbits/s AES processors , 2006, IEEE Transactions on Computers.

[15]  Stamatis Vassiliadis,et al.  Cost-Efficient SHA Hardware Accelerators , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  Vasilios I. Kelefouras,et al.  On the exploitation of a high-throughput SHA-256 FPGA design for HMAC , 2012, TRETS.

[17]  Stephen A. Thomas,et al.  SSL & TLS Essentials: Securing the Web , 2000 .

[18]  Constantinos E. Goutis,et al.  A Top-Down Design Methodology for Ultrahigh-Performance Hashing Cores , 2009, IEEE Transactions on Dependable and Secure Computing.

[19]  Antonino Mazzeo,et al.  An FPGA-Based Performance Analysis of the Unrolling, Tiling, and Pipelining of the AES Algorithm , 2003, FPL.

[20]  Harris E. Michail,et al.  High Throughput Hardware/Software Co-Design Approach for SHA-256 Hashing Cryptographic Module In IPSec/IPv6 , 2010 .

[21]  Larry Loeb.  Secure Electronic Transactions Introduction and Technical Reference , 1998 .

[22]  Luigi Dadda,et al.  The design of a high speed ASIC unit for the hash function SHA-256 (384, 512) , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[23]  Pete Loshin.  IPv6: Theory, Protocol, and Practice , 2003 .

[24]  Xiaoyun Wang,et al.  Finding Collisions in the Full SHA-1 , 2005, CRYPTO.

[25]  George Athanasiou,et al.  Evolution of the e-Museum Concept through Exploitation of Cryptographic Algorithms , 2012, EuroMed.

[26]  Miguel A. Vega-Rodríguez,et al.  A new methodology to implement the AES algorithm using partial and dynamic reconfiguration , 2010, Integr..

[27]  Bart Preneel,et al.  The First 30 Years of Cryptographic Hash Functions and the NIST SHA-3 Competition , 2010, CT-RSA.

[28]  Kyoung-Rok Cho,et al.  Implementation of high-speed SHA-1 architecture , 2009, IEICE Electron. Express.

[29]  Ingrid Verbauwhede,et al.  Throughput Optimized SHA-1 Architecture Using Unfolding Transformation , 2006, IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP'06).

[30]  Arnaud Tisserand,et al.  Multi-mode operator for SHA-2 hash functions , 2007, J. Syst. Archit..

[31]  Marinos Ioannides,et al.  Distribution of Cultural Content through Exploitation of Cryptographic Algorithms and Hardware Identification , 2014, EuroMed.