Delay defect characteristics and testing strategies
暂无分享,去创建一个
[1] R. P. Colwell,et al. A 0.6 /spl mu/m BiCMOS processor with dynamic execution , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.
[2] Edward J. McCluskey,et al. Diagnosis of sequence-dependent chips , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).
[3] Derek Feltham,et al. Pentium(R) Pro processor design for test and debug , 1997, Proceedings International Test Conference 1997.
[4] Edward J. McCluskey,et al. Multiple-output propagation transition fault test , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).
[5] Nilanjan Mukherjee,et al. Embedded deterministic test for low cost manufacturing test , 2002, Proceedings. International Test Conference.
[6] M. Ray Mercer,et al. Statistical delay fault coverage and defect level for delay faults , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.
[7] Brion L. Keller,et al. A SmartBIST variant with guaranteed encoding , 2001, Proceedings 10th Asian Test Symposium.
[8] Derek Feltham,et al. Pentium Pro Processor Design for Test and Debug , 1998, IEEE Des. Test Comput..
[9] Edward J. McCluskey,et al. Experimental results for slow-speed testing , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).
[10] Subhasish Mitra,et al. X-compact: an efficient response compaction technique for test cost reduction , 2002, Proceedings. International Test Conference.
[11] Sujit Dey,et al. Validation and test of network processors and ASICs , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).