Instruction scheduling for dynamic hardware configurations [M-JPEG encoder case study]
暂无分享,去创建一个
[1] Fredrik Larsson,et al. Simics: A Full System Simulation Platform , 2002, Computer.
[2] Stamatis Vassiliadis,et al. The PowerPC Backend Molen Compiler , 2004, FPL.
[3] Xinan Tang,et al. A Compiler Directed Approach to Hiding Configuration Latency in Chameleon Processors , 2000, FPL.
[4] Jingling Xue,et al. Optimal and efficient speculation-based partial redundancy elimination , 2003, International Symposium on Code Generation and Optimization, 2003. CGO 2003..
[5] Adronis Niyonkuru,et al. Partial and Dynamically Reconfiguration of Xilinx Virtex-II FPGAs , 2004, FPL.
[6] Stamatis Vassiliadis,et al. The MOLEN polymorphic processor , 2004, IEEE Transactions on Computers.
[7] Stamatis Vassiliadis,et al. Dynamic Hardware Reconfigurations: Performance Impact for MPEG2 , 2004, SAMOS.
[8] Stamatis Vassiliadis,et al. The Molen Programming Paradigm , 2004, SAMOS.