Mathematical analysis of the parallel packet switch with a sliding window scheme

This work analyzes the performance of the parallel packet switch (PPS) with a sliding window (SW) method. The PPS involves numerous packet switches that operate independently and in parallel. The conventional PPS dispatch algorithm adopts a round robin (RR) method. The class of PPS is characterized by deployment of parallel low-speed switches whose all memory buffers run more slowly than the external line rate. In this work, a novel SW packet switching method for PPS, called SW-PPS, is proposed. The SW-PPS employs memory space more effectively than the existing PPS using RR algorithm. Under identical Bernoulli and bursty data traffic, the SW-PPS provided significantly improved performance when compared to PPS with RR method. Moreover, this investigation presents a novel mathematical analytical model to evaluate the performance of the PPS using RR and SW method. Under various operating conditions, our pro- posed model and analysis successfully exhibit these performance characteristics including throughput, cell delay, and cell drop rate.

[1]  Joseph Y. Hui,et al.  A Broadband Packet Switch for Integrated Transport , 1987, IEEE J. Sel. Areas Commun..

[2]  Ted H. Szymanski,et al.  Markov chain analysis of packet-switched banyans with arbitrary switch sizes, queue sizes, link multiplicities and speedups , 1989, IEEE INFOCOM '89, Proceedings of the Eighth Annual Joint Conference of the IEEE Computer and Communications Societies.

[3]  Wayne H. Wolf,et al.  A distributed switch architecture with dynamic load-balancing and parallel input-queued crossbars for terabit switch fabrics , 2002, Proceedings.Twenty-First Annual Joint Conference of the IEEE Computer and Communications Societies.

[4]  Sanjeev Kumar,et al.  The sliding-window approach to high performance ATM switching for broadband networks , 1996, Proceedings of GLOBECOM'96. 1996 IEEE Global Telecommunications Conference.

[5]  Nick McKeown,et al.  Matching output queueing with a combined input output queued switch , 1999, IEEE INFOCOM '99. Conference on Computer Communications. Proceedings. Eighteenth Annual Joint Conference of the IEEE Computer and Communications Societies. The Future is Now (Cat. No.99CH36320).

[6]  Samuel P. Morgan,et al.  Input Versus Output Queueing on a Space-Division Packet Switch , 1987, IEEE Trans. Commun..

[7]  Mei Yang,et al.  An efficient scheduling algorithm for CIOQ switches with space-division multiplexing expansion , 2003, IEEE INFOCOM 2003. Twenty-second Annual Joint Conference of the IEEE Computer and Communications Societies (IEEE Cat. No.03CH37428).

[8]  Kenneth J. Christensen,et al.  Parallel packet switching using multiplexors with virtual input queues , 2002, 27th Annual IEEE Conference on Local Computer Networks, 2002. Proceedings. LCN 2002..

[9]  Sanjeev Kumar The sliding-window packet switch: a new class of packet switch architecture with plural memory modules and decentralized control , 2003, IEEE J. Sel. Areas Commun..

[10]  Woei Lin,et al.  Performance Analysis of General Cut-Through Switching on Buffered MIN Switches , 2002, J. Inf. Sci. Eng..

[11]  Charles Clos,et al.  A study of non-blocking switching networks , 1953 .

[12]  Thomas G. Robertazzi,et al.  Input Versus Output Queueing on a SpaceDivision Packet Switch , 1993 .

[13]  Nick McKeown,et al.  Analysis of the parallel packet switch architecture , 2003, TNET.