A Highly Linear Low Noise Amplifier With Wide Range Derivative Superposition Method

This letter presents an L-band highly linear differential low noise amplifier (LNA) in a standard 90-nm CMOS process. A wide range derivative superposition technique is proposed to maximize the third-order intercept point (IP3), and at the same time, minimize the third-order intermodulation distortion (IMD3) over a wide input power range. The LNA chip achieves a measured OIP3 of +33.7 dBm and IMD3 of -65 dBc with -15 dBm input power. The measured peak gain and minimum noise figure are 15.4 dB and 1.36 dB at 1.27 GHz, respectively. The LNA chip consumes 40 mA from a 3.3-V supply.

[1]  Kwyro Lee,et al.  Highly linear receiver front-end adopting MOSFET transconductance linearization by multiple gated transistors , 2004, IEEE Journal of Solid-State Circuits.

[2]  Jaeyoung Choi,et al.  A Highly Linear 1 GHz 1.3 dB NF CMOS Low-Noise Amplifier With Complementary Transconductance Linearization , 2014, IEEE Journal of Solid-State Circuits.

[3]  Changkun Park,et al.  A CMOS LNA Using a Harmonic Rejection Technique to Enhance Its Linearity , 2014, IEEE Microwave and Wireless Components Letters.

[4]  Domine Leenaerts,et al.  900MHz/1800MHz GSM base station LNA with sub-1dB noise figure and +36dBm OIP3 , 2010, 2010 IEEE Radio Frequency Integrated Circuits Symposium.

[5]  Heng Zhang,et al.  Linearization Techniques for CMOS Low Noise Amplifiers: A Tutorial , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Hyun-Kyu Yu,et al.  A 2GHz 16dBm IIP3 low noise amplifier in 0.25/spl mu/m CMOS technology , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[7]  L. Larson,et al.  Modified derivative superposition method for linearizing FET low-noise amplifiers , 2004, IEEE Transactions on Microwave Theory and Techniques.