A Static Linear Behavior Analog Fault Model for Switched-Capacitor Circuits
暂无分享,去创建一个
[1] Abhijit Chatterjee,et al. A unified approach for fault simulation of linear mixed-signal circuits , 1996, J. Electron. Test..
[2] Bozena Kaminska,et al. LIMSoft: automated tool for design and test integration of analog circuits , 1996, Proceedings International Test Conference 1996. Test and Design Validity.
[3] Diego Vázquez,et al. Switch-level fault coverage analysis for switched-capacitor systems , 1998, Proceedings Design, Automation and Test in Europe.
[4] Kwang-Ting Cheng,et al. Pseudorandom testing for mixed-signal circuits , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] André Ivanov,et al. Catastrophic Short and Open Fault Detection in Bipolar CML Circuits: A Case Study , 2000, J. Electron. Test..
[6] Bozena Kaminska,et al. Analog circuit fault diagnosis based on sensitivity computation and functional testing , 1992, IEEE Design & Test of Computers.
[7] L. S. Milor,et al. A tutorial introduction to research on analog and mixed-signal circuit testing , 1998 .
[8] Jacob A. Abraham,et al. Hierarchical fault modeling for linear analog circuits , 1996 .
[9] Adolfo Steiger-Garção,et al. Automatic symbolic analysis of switched-capacitor filtering networks using signal flow graphs , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[10] Chauchin Su,et al. A Behavior-Level Fault Model for the Closed-Loop Operational Amplifier , 2000, J. Inf. Sci. Eng..
[11] Pascal Nouet,et al. Extending IEEE Std. 1149.4 analog boundary modules to enhance mixed-signal test , 2003, IEEE Design & Test of Computers.
[12] Kwang-Ting Cheng,et al. A comprehensive fault macromodel for opamps , 1994, ICCAD.
[13] Xiaoqing Wen,et al. VLSI Test Principles and Architectures , 2006 .
[14] Kwang-Ting Cheng,et al. Fault macromodeling for analog/mixed-signal circuits , 1997, Proceedings International Test Conference 1997.
[15] Abhijit Chatterjee,et al. DC Built-In Self-Test for Linear Analog Circuits , 1996, IEEE Des. Test Comput..
[16] Chin-Long Wey,et al. Placement Optimization for Yield Improvement of Switched-Capacitor Analog Integrated Circuits , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[17] D. Vazquez,et al. Testable Switched-Capacitor Filters , 1992, ESSCIRC '92: Eighteenth European Solid-State Circuits conference.
[18] Fang Liu,et al. Statistical Test Development for Analog Circuits Under High Process Variations , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[19] Hao-Chiao Hong. A Fully-Settled Linear Behavior Plus Noise Model for Evaluating the Digital Stimuli of the Design-for-Digital-Testability Σ-Δ Modulators , 2007, J. Electron. Test..
[20] Seongwon Kim,et al. Hierarchical ATPG for Analog Circuits and Systems , 2001, IEEE Des. Test Comput..
[21] Bozena Kaminska,et al. Analog circuit testing based on sensitivity computation and new circuit modeling , 1993, Proceedings of IEEE International Test Conference - (ITC).
[22] Bozena Kaminska,et al. Parametric fault simulation and test vector generation , 2000, DATE '00.
[23] Mariane R. Petraglia,et al. Efficient parametric fault detection in switched-capacitor filters , 2006, IEEE Design & Test of Computers.
[24] Abhijit Chatterjee,et al. Digital-Compatible BIST for Analog Circuits Using Transient Response Sampling , 2000, IEEE Des. Test Comput..
[25] Ian M. Bell,et al. Automated Model Generation Algorithm for High-Level Fault Modeling , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[26] D. Vazquez,et al. A high-Q bandpass fully differential SC filter with enhanced testability , 1997, Proceedings of the 23rd European Solid-State Circuits Conference.
[27] Linda S. Milor,et al. Detection of catastrophic faults in analog integrated circuits , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[28] Vladimir Kolarik,et al. A design-for-test technique for switched-capacitor filters , 1994, Proceedings of IEEE VLSI Test Symposium.
[29] André Ivanov,et al. An Analog Circuit Fault Characterization Methodology , 2005, J. Electron. Test..
[30] Chin-Long Wey,et al. Impact of Capacitance Correlation on Yield Enhancement of Mixed-Signal/Analog Integrated Circuits , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[31] Stefano Manetti,et al. A Method for the Automatic Selection of Test Frequencies in Analog Fault Diagnosis , 2007, IEEE Transactions on Instrumentation and Measurement.
[32] Gordon W. Roberts,et al. An Introduction to Mixed-Signal IC Test and Measurement , 2000 .
[33] Bozena Kaminska,et al. Closing the gap between analog and digital testing , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[34] Abhijit Chatterjee,et al. Specification-driven test generation for analog circuits , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[35] Prashant Goteti,et al. Test set selection for structural faults in analog IC's , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[36] M. Soma,et al. Challenges in analog and mixed-signal fault models , 1996 .
[37] Salvador Mir,et al. Evaluation of Analog/RF Test Measurements at the Design Stage , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[38] Kenneth R. Laker,et al. Design of analog integrated circuits and systems , 1994 .
[39] A.S. Sedra,et al. Analog MOS integrated circuits for signal processing , 1987, Proceedings of the IEEE.
[40] José Luis Huertas,et al. SWITTEST: automatic switch-level fault simulation and test evaluation of switched-capacitor systems , 1997, DAC.