MRAM-writing circuitry to compensate for thermal-variation of magnetization-reversal current

MRAM-writing circuitry to compensate for the thermal variation of the magnetization-reversal current (MRC) is proposed. The writing current of the proposed circuitry is designed to decrease in proportion to an increase in temperature. This technique prevents multiple-write (MW) failures from degrading 1Gb MRAM yield where the standard deviation of MRC variation from other origins is less than 5%.

[1]  Thomas C. Anthony,et al.  Thermal variations in switching fields for sub-micron MRAM cells , 2001 .

[2]  R. Scheuerlein,et al.  A 10 ns read and write non-volatile memory array using a magnetic tunnel junction and FET switch in each cell , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).