Impact of front-end wearout mechanisms on FinFET SRAM soft error rate

[1]  Taizhi Liu,et al.  Estimation of the Optimal Accelerated Test Region for FinFET SRAMs Degraded by Front-End and Back-End Wearout Mechanisms , 2018, 2018 Conference on Design of Circuits and Integrated Systems (DCIS).

[2]  Hyunwoo Lee,et al.  Investigation of hot carrier degradation in bulk FinFET , 2017, 2017 IEEE International Reliability Physics Symposium (IRPS).

[3]  Ji-Woon Yang,et al.  Hot carrier degradation in HfSiON∕TiN fin shaped field effect transistor with different substrate orientations , 2009 .

[4]  Leo B. Freeman.  Critical charge calculations for a bipolar SRAM array , 1996, IBM J. Res. Dev..

[5]  M. Choe,et al.  Technology scaling on High-K & Metal-Gate FinFET BTI reliability , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[6]  Francky Catthoor,et al.  Implications of BTI-Induced Time-Dependent Statistics on Yield Estimation of Digital Circuits , 2014, IEEE Transactions on Electron Devices.

[7]  Víctor H. Champac,et al.  Impact of increasing the fin height on soft error rate and static noise margin in a FinFET-based SRAM cell , 2015, 2015 16th Latin-American Test Symposium (LATS).

[8]  G. R. Srinivasan.  Modeling the cosmic-ray-induced soft-error rate in integrated circuits: An overview , 1996, IBM J. Res. Dev..

[9]  Jörg Henkel,et al.  Impact of BTI on dynamic and static power: From the physical to circuit level , 2017, 2017 IEEE International Reliability Physics Symposium (IRPS).

[10]  Taizhi Liu,et al.  Modeling of the reliability degradation of a FinFET-based SRAM due to bias temperature instability, hot carrier injection, and gate oxide breakdown , 2017, 2017 IEEE International Integrated Reliability Workshop (IIRW).

[11]  Hidehiro Fujiwara,et al.  12.1 A 7nm 256Mb SRAM in high-k metal-gate FinFET technology with write-assist circuitry for low-VMIN applications , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[12]  Seungjin Choo,et al.  Hot carrier reliability characterization in consideration of self-heating in FinFET technology , 2016, 2016 IEEE International Reliability Physics Symposium (IRPS).

[13]  Taizhi Liu,et al.  Modeling for SRAM reliability degradation due to gate oxide breakdown with a compact current model , 2017, 2017 32nd Conference on Design of Circuits and Integrated Systems (DCIS).

[14]  S. Mahapatra,et al.  A consistent physical framework for N and P BTI in HKMG MOSFETs , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[15]  Ioannis Messaris,et al.  Hot carrier degradation modeling of short-channel n-FinFETs , 2015, 2015 73rd Annual Device Research Conference (DRC).

[16]  F. Wrobel,et al.  Criterion for SEU occurrence in SRAM deduced from circuit and device Simulations in case of neutron-induced SER , 2005, IEEE Transactions on Nuclear Science.

[17]  Kevin Zhang,et al.  A 4.6GHz 162Mb SRAM design in 22nm tri-gate CMOS technology with integrated active VMIN-enhancing assist circuitry , 2012, 2012 IEEE International Solid-State Circuits Conference.

[18]  Soonyoung Lee,et al.  Radiation-induced soft error rate analyses for 14 nm FinFET SRAM devices , 2015, 2015 IEEE International Reliability Physics Symposium.

[19]  Kartik Mohanram,et al.  Gate sizing to radiation harden combinational logic , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  Harold Pilo,et al.  A 64Mb SRAM in 22nm SOI technology featuring fine-granularity power gating and low-energy power-supply-partition techniques for 37% leakage reduction , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[21]  Jonathan Chang,et al.  A 16 nm 128 Mb SRAM in High- $\kappa$ Metal-Gate FinFET Technology With Write-Assist Circuitry for Low-VMIN Applications , 2014, IEEE Journal of Solid-State Circuits.

[22]  Jaume Segura,et al.  An Experimental Approach to Accurate Alpha-SER Modeling and Optimization Through Design Parameters in 6T SRAM Cells for Deep-Nanometer CMOS , 2014, IEEE Transactions on Device and Materials Reliability.

[23]  A. Oates,et al.  Characterization of Single Bit and Multiple Cell Soft Error Events in Planar and FinFET SRAMs , 2016, IEEE Transactions on Device and Materials Reliability.

[24]  Taizhi Liu,et al.  A comparison study of time-dependent dielectric breakdown for analog and digital circuit's optimal accelerated test regions , 2017, 2017 32nd Conference on Design of Circuits and Integrated Systems (DCIS).

[25]  D. Frank,et al.  Increasing threshold voltage variation due to random telegraph noise in FETs as gate lengths scale to 20 nm , 2006, 2009 Symposium on VLSI Technology.

[26]  Philippe Roche,et al.  Factors that impact the critical charge of memory elements , 2006, 12th IEEE International On-Line Testing Symposium (IOLTS'06).

[27]  K. Sonoda,et al.  Discrete Dopant Effects on Statistical Variation of Random Telegraph Signal Magnitude , 2007, IEEE Transactions on Electron Devices.

[28]  Zheng Guo,et al.  A 23.6-Mb/mm $^{2}$ SRAM in 10-nm FinFET Technology With Pulsed-pMOS TVC and Stepped-WL for Low-Voltage Applications , 2019, IEEE Journal of Solid-State Circuits.

[29]  J. S. Kauppila,et al.  Temperature dependence of soft-error rates for FF designs in 20-nm bulk planar and 16-nm bulk FinFET technologies , 2016, 2016 IEEE International Reliability Physics Symposium (IRPS).

[30]  Héctor Vázquez-Leal,et al.  TCAD analysis and modeling for NBTI mechanism in FinFET transistors , 2018, IEICE Electron. Express.

[31]  A. Rahman,et al.  Intrinsic transistor reliability improvements from 22nm tri-gate technology , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[32]  Suman Datta,et al.  Soft-Error Performance Evaluation on Emerging Low Power Devices , 2014, IEEE Transactions on Device and Materials Reliability.

[33]  Robert Ecoffet,et al.  Determination of key parameters for SEU occurrence using 3-D full cell SRAM simulations , 1999 .