Digital Background Calibration of Capacitor-Mismatch Errors in Pipelined ADCs

A digital background calibration technique is proposed to correct for the linearity error due to capacitor mismatches in pipelined analog-to-digital converters (ADCs). During the normal ADC operation, it randomly swaps the feedback capacitor with the sampling capacitor(s) in the multiplying digital-to-analog converter (MDAC) of each pipeline stage in the pipelined ADC. The capacitor-mismatch errors in all pipeline stages are then concurrently measured and corrected in the digital domain. The proposed technique can be utilized in both single-bit and multibit MDACs. Owing to its simple iterative algorithm for capacitor-mismatch error calibration, its implementation requires minimal additional digital hardware. Behavioral simulation results show that, using the proposed calibration technique, the signal-to-noise-plus-distortion ratio is improved from 10 to 12.5bits and the spurious-free dynamic range is increased from 65 to 95 dB, in a 13-bit pipelined ADC with sigma=0.25% capacitor mismatches

[1]  S. H. Lewis,et al.  A pipelined 5-Msample/s 9-bit analog-to-digital converter , 1987 .

[2]  Ian Galton,et al.  Gain error correction technique for pipelined analogue-to-digital converters , 2000 .

[3]  Ian Galton.  Digital cancellation of D/A converter noise in pipelined A/D converters , 2000 .

[4]  T. Kuyel,et al.  A 14 b 40 MSample/s pipelined ADC with DFCA , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[5]  Un-Ku Moon,et al.  A 1.8-V 67-mW 10-bit 100-MS/s pipelined ADC using time-shifted CDS technique , 2004, IEEE Journal of Solid-State Circuits.

[6]  Mohamad Sawan,et al.  A digital blind background capacitor mismatch calibration technique for pipelined ADC , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  I. Galton,et al.  A digitally enhanced 1.8-V 15-bit 40-MSample/s CMOS pipelined ADC , 2004, IEEE Journal of Solid-State Circuits.

[8]  Dong Wang,et al.  Background interstage gain calibration technique for pipelined ADCs , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Mohammad Taherzadeh-Sani,et al.  Behavioral Modeling of Opamp Gain and Dynamic Effects for Power Optimization of Delta-Sigma Modulators and Pipelined ADCs , 2006, ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design.

[10]  Hung-Chih Liu,et al.  A 15 b 20 MS/s CMOS pipelined ADC with digital background calibration , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[11]  M. Sawan,et al.  Background capacitor mismatch calibration for pipelined ADC , 2003, 2003 46th Midwest Symposium on Circuits and Systems.

[12]  Un-Ku Moon,et al.  Background calibration techniques for multistage pipelined ADCs with digital redundancy , 2003, IEEE Trans. Circuits Syst. II Express Briefs.