Construction of the cyclic block-type LDPC codes for low complexity hardware implementation
暂无分享,去创建一个
Kuang-Hao Lin | Robert Chen-Hao Chang | Sheng-Dong Wu | Alex Chien-Lin Huang | Kuang-Hao Lin | R. Chang | A. Huang | Sheng-Dong Wu
[1] A. Blanksby,et al. A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder , 2001, IEEE J. Solid State Circuits.
[2] Manabu Hagiwara,et al. Quasicyclic low-density parity-check codes from circulant permutation matrices , 2009, IEEE Transactions on Information Theory.
[3] Zhongfeng Wang,et al. Area-efficient parallel decoder architecture for high rate QC-LDPC codes , 2006, 2006 IEEE International Symposium on Circuits and Systems.
[4] Sang-Min Kim,et al. Overlapped decoding for a class of quasi-cyclic LDPC codes , 2004, IEEE Workshop onSignal Processing Systems, 2004. SIPS 2004..
[5] Tong Zhang,et al. Block-LDPC: a practical LDPC coding system design approach , 2005, IEEE Trans. Circuits Syst. I Regul. Pap..
[6] Marc P. C. Fossorier,et al. Quasi-Cyclic Low-Density Parity-Check Codes From Circulant Permutation Matrices , 2004, IEEE Trans. Inf. Theory.
[7] Hsie-Chia Chang,et al. A 3.33Gb/s (1200,720) low-density parity check code decoder , 2005, Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005..
[8] Kyeongcheol Yang,et al. Quasi-cyclic LDPC codes for fast encoding , 2005, IEEE Transactions on Information Theory.
[9] Robert G. Gallager,et al. Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.
[10] A. J. Blanksby,et al. A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder , 2001, IEEE J. Solid State Circuits.
[11] Rüdiger L. Urbanke,et al. Efficient encoding of low-density parity-check codes , 2001, IEEE Trans. Inf. Theory.