A Fast Prototyping Framework for Analog Layout Migration With Planar Preservation

Analog layout generation in the advanced CMOS design is challenging by its increasing layout constraints and performance requirements. This situation becomes more intricate by the growing parasitic variability and manufacturing reliability. To facilitate the feasibility of template-based layout migration, this paper first introduces a layout preservation, which extracts placement and routing behaviors from an existing layout into a crossing graph via constrained Delaunay triangulation. And later this crossing graph can be migrated into multiple layouts with placement and routing reconnection. The proposed approach also provides a refinement for wire to optimize the performance metrics. This approach is applied to a variable-gain amplifier, a folded-cascode operational amplifier, and a low dropout regulator. The experimental results demonstrate more possibility on layout migration, such that averagely more than 75% routing of migrated layout is generated by our approach. Additionally, it exhibits the productivity with qualified performance on different designs.

[1]  Yao-Wen Chang,et al.  Non-uniform multilevel analog routing with matching constraints , 2012, DAC Design Automation Conference 2012.

[2]  Lihong Zhang,et al.  Analog layout retargeting using geometric programming , 2011, TODE.

[3]  Chris C. N. Chu,et al.  DeFer: Deferred Decision Making Enabled Fixed-Outline Floorplanning Algorithm , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Phillip E Allen,et al.  CMOS Analog Circuit Design , 1987 .

[5]  Rob A. Rutenbar,et al.  KOAN/ANAGRAM II: new tools for device-level analog placement and routing , 1991 .

[6]  C.-J. Richard Shi,et al.  Parasitic-Aware Optimization and Retargeting of Analog Layouts: A Symbolic-Template Approach , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  C.-J. Richard Shi,et al.  Correct-by-construction layout-centric retargeting of large analog designs , 2004, Proceedings. 41st Design Automation Conference, 2004..

[8]  Gabriel A. Rincon-Mora,et al.  A low-voltage, low quiescent current, low drop-out regulator , 1998, IEEE J. Solid State Circuits.

[9]  C.-J. Richard Shi,et al.  Multilevel symmetry-constraint generation for retargeting large analog layouts , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Alberto L. Sangiovanni-Vincentelli,et al.  Constraint-based channel routing for analog and mixed analog/digital circuits , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[11]  Yao-Wen Chang,et al.  Simultaneous analog placement and routing with current flow and current density considerations , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[12]  Evangeline F. Y. Young,et al.  Practical placement and routing techniques for analog circuit designs , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[13]  C.-J. Richard Shi,et al.  Hierarchical extraction and verification of symmetry constraints for analog layout automation , 2004, ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753).

[14]  Ieee Circuits,et al.  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems information for authors , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Hazem M. Abbas,et al.  Chameleon ART: a non-optimization based analog design migration framework , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[16]  Ulf Schlichtmann,et al.  The Sizing Rules Method for CMOS and Bipolar Analog Integrated Circuit Synthesis , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  Muhammet Mustafa Ozdal,et al.  Exact route matching algorithms for analog and mixed signal integrated circuits , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[18]  Chien-Hung Chen,et al.  Fast analog layout prototyping for nanometer design migration , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[19]  Alberto L. Sangiovanni-Vincentelli,et al.  Automation of IC layout with analog constraints , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[20]  Hung-Ming Chen,et al.  Efficient analog layout prototyping by layout reuse with routing preservation , 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[21]  Nuno Horta,et al.  LAYGEN II—Automatic Layout Generation of Analog Integrated Circuits , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[22]  Emad Hegazi,et al.  A low-voltage CMOS bandgap reference circuit with improved power supply rejection , 2010, 2010 International Conference on Microelectronics.

[23]  Jonathan Richard Shewchuk,et al.  Delaunay refinement algorithms for triangular mesh generation , 2002, Comput. Geom..

[24]  Zheng Liu,et al.  A performance-constrained template-based layout retargeting algorithm for analog integrated circuits , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[25]  Hung-Ming Chen,et al.  Configurable analog routing methodology via technology and design constraint unification , 2012, 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).