Design and implementation of a 5/spl times/5 trits multiplier in a quasi-adiabatic ternary CMOS logic
暂无分享,去创建一个
[1] Nestoras Tzartzanis,et al. Low-power digital systems based on adiabatic-switching principles , 1994, IEEE Trans. Very Large Scale Integr. Syst..
[2] John Stewart Denker,et al. Adiabatic dynamic logic , 1995 .
[3] Stanley L. Hurst,et al. Multiple-Valued Logic—its Status and its Future , 1984, IEEE Transactions on Computers.
[5] T. Gabara,et al. An integrated system consisting of an 8/spl times/8 adiabatic-PPS multiplier powered by a tank circuit , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.
[6] Deog-Kyoon Jeong,et al. An efficient charge recovery logic circuit , 1996, IEEE J. Solid State Circuits.
[7] M. Yoeli,et al. Logical Design of Ternary Switching Circuits , 1965, IEEE Trans. Electron. Comput..
[8] Anantha P. Chandrakasan,et al. Low-power CMOS digital design , 1992 .
[9] Chung-Yu Wu,et al. LOW-POWER DYNAMIC TERNARY LOGIC , 1988 .
[10] Randall L. Geiger,et al. VLSI Design Techniques for Analog and Digital Circuits , 1989 .