Device to Circuit Framework for Activity-Dependent NBTI Aging in Digital Circuits

A framework is proposed for activity-dependent timing degradation due to p-FET negative bias temperature instability (NBTI) in digital circuits. A fixed-time compact model is proposed for NBTI and validated with physical model predictions for various digital circuits under different input signal slew and fan-out load conditions. The model is used to predict the timing degradation in digital circuits under arbitrary input activities. An equivalent degradation level is found that can be applied to all p-FETs in the circuit and can serve as an upper bound of degradation due to arbitrary input activity and avoid the conservative worst case dc analysis. The activity dependence is studied in microprocessors as well as arithmetic circuits under different actual workloads.

[1]  A. S. Oates,et al.  Technology Scaling Effect on the Relative Impact of NBTI and Process Variation on the Reliability of Digital Circuits , 2012, IEEE Transactions on Device and Materials Reliability.

[2]  M. Agostinelli,et al.  Transistor aging and reliability in 14nm tri-gate technology , 2015, 2015 IEEE International Reliability Physics Symposium.

[3]  M. Choe,et al.  Technology scaling on High-K & Metal-Gate FinFET BTI reliability , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[4]  Srikanth Krishnan,et al.  Product drift from NBTI: Guardbanding, circuit and statistical effects , 2010, 2010 International Electron Devices Meeting.

[5]  B.C. Paul,et al.  Impact of NBTI on the temporal performance degradation of digital circuits , 2005, IEEE Electron Device Letters.

[6]  S. Natarajan,et al.  Impact of negative bias temperature instability on digital circuit reliability , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[7]  Narendra Parihar,et al.  Comparison of DC and AC NBTI kinetics in RMG Si and SiGe p-FinFETs , 2017, 2017 IEEE International Reliability Physics Symposium (IRPS).

[8]  Francky Catthoor,et al.  BTI impact on logical gates in nano-scale CMOS technology , 2012, 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS).

[9]  Jörg Henkel,et al.  A Simulation Study of NBTI Impact on 14-nm Node FinFET Technology for Logic Applications: Device Degradation to Circuit-Level Interaction , 2019, IEEE Transactions on Electron Devices.

[10]  Yu Cao,et al.  The Impact of NBTI Effect on Combinational Circuit: Modeling, Simulation, and Analysis , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Kewal K. Saluja,et al.  NBTI Degradation: A Problem or a Scare? , 2008, 21st International Conference on VLSI Design (VLSID 2008).

[12]  Jörg Henkel,et al.  Reliability-aware design to suppress aging , 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[13]  Narendra Parihar,et al.  BTI Analysis Tool—Modeling of NBTI DC, AC Stress and Recovery Time Kinetics, Nitrogen Impact, and EOL Estimation , 2018, IEEE Transactions on Electron Devices.

[14]  Jörg Henkel,et al.  Impact of BTI on dynamic and static power: From the physical to circuit level , 2017, 2017 IEEE International Reliability Physics Symposium (IRPS).

[15]  Yu Cao,et al.  Failure Analysis of Asymmetric Aging Under NBTI , 2013, IEEE Transactions on Device and Materials Reliability.

[16]  Mayler G. A. Martins,et al.  Open Cell Library in 15nm FreePDK Technology , 2015, ISPD.

[17]  C. Tsai,et al.  Transistor reliability characterization and comparisons for a 14 nm tri-gate technology optimized for System-on-Chip and foundry platforms , 2016, 2016 IEEE International Reliability Physics Symposium (IRPS).

[18]  Bart R. Zeydel,et al.  Design of Energy Efficient Digital Circuits , 2006 .

[19]  Narendra Parihar,et al.  Ultrafast Measurements and Physical Modeling of NBTI Stress and Recovery in RMG FinFETs Under Diverse DC–AC Experimental Conditions , 2018, IEEE Transactions on Electron Devices.

[20]  A. Rahman,et al.  Intrinsic transistor reliability improvements from 22nm tri-gate technology , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[21]  B. Kaczer,et al.  Statistical model of the NBTI-induced threshold voltage, subthreshold swing, and transconductance degradations in advanced p-FinFETs , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).