A Standard-Cell-Based All-Digital PWM Modulator With High Resolution and Spread- Spectrum Capability

The use of digital pulse-width modulators (DPWMs) as controllers for dc–dc converters is becoming more and more popular, due to the lower sensitivity to process variations, programmability, and easiness to translate complex control algorithm in digital architecture. DPWMs require high resolution to avoid limit cycling. Moreover, especially in high-frequency switching power converters, the reduction of the electromagnetic interference (EMI) is of primary importance. A novel DPWM circuit is proposed in this paper. The circuit uses only standard cells, easing portability to new technological nodes. The DPWM includes a coarse delay stage, based on an enhanced counter-based architecture, which is able to modulate both the frequency and duty cycle. As a result, the proposed DPWM supports spread-spectrum modulation, with arbitrary modulation law, to reduce the EMI. The DPWM also includes a fine delay stage that employs digitally controlled NAND-based delay lines with excellent linearity and resolution. A measurement unit is used to compensate at run time, the process, voltage, and temperature variations. The circuit has been fabricated in low-cost UMC 130-nm CMOS technology and is fit in a 44-pin package. The chip can generate spread-spectrum pulse-width waveforms up to 10 MHz. Measurement of the conducted EMI in buck dc–dc converter is reported in this paper.

[1]  René Schüffny,et al.  An all-digital PWM generator with 62.5ps resolution in 28nm CMOS technology , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[2]  Taewook Kang,et al.  A 9–11 bits phase-interpolating digital pulse-width modulator with 1000X frequency range , 2014, 2014 IEEE Energy Conversion Congress and Exposition (ECCE).

[3]  V. Yousefzadeh,et al.  Hybrid DPWM with Digital Delay-Locked Loop , 2006, 2006 IEEE Workshops on Computers in Power Electronics.

[4]  René Schüffny,et al.  A Fast-Locking ADPLL With Instantaneous Restart Capability in 28-nm CMOS Technology , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  Dan Y. Chen,et al.  Reduction of power supply EMI emission by switching frequency modulation , 1993 .

[6]  Dragan Maksimovic,et al.  Auto-tuning of digitally controlled boost Power Factor Correction rectifiers operating in continuous conduction mode , 2010, 2010 IEEE 12th Workshop on Control and Modeling for Power Electronics (COMPEL).

[7]  Aleksandar Prodic,et al.  High-frequency digital PWM controller IC for DC-DC converters , 2003 .

[8]  D. Maksimovic,et al.  Modeling of Quantization Effects in Digitally Controlled DC–DC Converters , 2004, IEEE Transactions on Power Electronics.

[9]  M. Barai,et al.  Digital Controller for DVS-Enabled DC–DC Converter , 2010, IEEE Transactions on Power Electronics.

[10]  S. Saggini,et al.  Electromagnetic Susceptibility Analysis on a Digital Pulse Width Modulator for SMPSs , 2009, IEEE Transactions on Electromagnetic Compatibility.

[11]  Henry Shu-Hung Chung,et al.  An evaluation of the spectral characteristics of switching converters with chaotic carrier-frequency modulation , 2003, IEEE Trans. Ind. Electron..

[12]  O. Lucia,et al.  FPGA-based high resolution synchronous digital pulse width modulator , 2010, 2010 IEEE International Symposium on Industrial Electronics.

[13]  Dragan Maksimovic,et al.  Sensorless optimization of dead times in dc–dc converters with synchronous rectifiers , 2006, IEEE Transactions on Power Electronics.

[14]  Seth R. Sanders,et al.  Architecture and IC implementation of a digital VRM controller , 2001, 2001 IEEE 32nd Annual Power Electronics Specialists Conference (IEEE Cat. No.01CH37230).

[15]  Keith Bryan Hardin,et al.  Spread spectrum clock generation for the reduction of radiated emissions , 1994, Proceedings of IEEE Symposium on Electromagnetic Compatibility.

[16]  A.P. Chandrakasan,et al.  Ultra low power control circuits for PWM converters , 1997, PESC97. Record 28th Annual IEEE Power Electronics Specialists Conference. Formerly Power Conditioning Specialists Conference 1970-71. Power Processing and Electronic Specialists Conference 1972.

[17]  Anantha Chandrakasan,et al.  High-efficiency multiple-output DC-DC conversion for low-voltage systems , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[18]  A. Huang,et al.  Analysis of Process-Dependent Maximal Switching Frequency, Choke Effect, and Its Relaxed Solution in High-Resolution DPWM , 2010, IEEE Transactions on Power Electronics.

[19]  Gu-Yeon Wei,et al.  A low power switching power supply for self-clocked systems , 1996, ISLPED '96.

[20]  Hing Cheung So,et al.  Analysis and spectral characteristics of a spread-spectrum technique for conducted EMI suppression , 2000 .

[21]  D. Maksimovic,et al.  Quantization noise shaping in digital PWM converters , 2008, 2008 IEEE Power Electronics Specialists Conference.

[22]  A. Prodic,et al.  An EMI Reduction Technique for Digitally Controlled SMPS , 2007, IEEE Transactions on Power Electronics.

[23]  Philip K. T. Mok,et al.  Design and Implementation of Fully Integrated Digitally Controlled Current-Mode Buck Converter , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[24]  Seth R. Sanders,et al.  Quantization resolution and limit cycling in digitally controlled PWM converters , 2003 .

[25]  Hsin Chuan Chen.  Design of a Counter-Based DPWM Using RC Charge , 2014, 2014 International Symposium on Computer, Consumer and Control.

[26]  O. Trescases,et al.  A Segmented Digital Pulse Width Modulator with Self-Calibration for Low-Power SMPS , 2005, 2005 IEEE Conference on Electron Devices and Solid-State Circuits.

[27]  Gu-Yeon Wei,et al.  A fully digital, energy-efficient, adaptive power-supply regulator , 1999 .

[28]  Masanobu Tsuji.  A 762-pW 16.3-ps resolution digital pulse width modulator using zooming phase-interpolator , 2017, 2017 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[29]  Davide De Caro,et al.  Single Flip-Flop Driving Circuit for Glitch-Free NAND-Based Digitally Controlled Delay-Lines , 2017, Circuits Syst. Signal Process..

[30]  W. Marnane,et al.  Multiphase digital pulsewidth modulator , 2006, IEEE Transactions on Power Electronics.

[31]  Narisi Wang,et al.  A digitally controlled DC/DC converter for an RF power amplifier , 2006, IEEE Transactions on Power Electronics.

[32]  Elias Todorovich,et al.  High Resolution FPGA DPWM Based on Variable Clock Phase Shifting , 2010, IEEE Transactions on Power Electronics.

[33]  Hao Min,et al.  A Multimode Digitally Controlled Boost Converter With PID Autotuning and Constant Frequency/Constant Off-Time Hybrid PWM Control , 2011, IEEE Transactions on Power Electronics.

[34]  Davide De Caro,et al.  Optimal Discontinuous Frequency Modulation for Spread-Spectrum Clocking , 2013, IEEE Transactions on Electromagnetic Compatibility.

[35]  A. Prodic,et al.  Multibit $\Sigma$–$\Delta$ PWM Digital Controller IC for DC–DC Converters Operating at Switching Frequencies Beyond 10 MHz , 2007, IEEE Transactions on Power Electronics.

[36]  I. Batarseh,et al.  Window-Masked Segmented Digital Clock Manager-FPGA-Based Digital Pulsewidth Modulator Technique , 2009, IEEE Transactions on Power Electronics.

[37]  Davide De Caro.  Glitch-Free NAND-Based Digitally Controlled Delay-Lines , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[38]  D. Maksimovic,et al.  Digital pulse width modulator architectures , 2004, 2004 IEEE 35th Annual Power Electronics Specialists Conference (IEEE Cat. No.04CH37551).

[39]  O. Garcia,et al.  FPGA-Based Digital Pulsewidth Modulator With Time Resolution Under 2 ns , 2008, IEEE Transactions on Power Electronics.

[40]  Chien-Hung Tsai,et al.  Digitally controlled low-EMI switching converter with random pulse position modulation , 2009, 2009 IEEE Asian Solid-State Circuits Conference.

[41]  Riccardo Rovatti,et al.  Short-term Optimized Spread Spectrum Clock Generator for EMI Reduction in Switching DC/DC Converters , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.