Improved First-Order Parameterized Statistical Timing Analysis for Handling Slew and Capacitance Variation

With shrinking process node sizes, the inherent effect of process variations is playing an increasingly larger factor in defining the behavior of a circuit. Conventional static timing analysis (STA) using best case/worst case analysis (BC-WC) is overly pessimistic in many cases, and could also be optimistic in some cases. This has resulted in the promotion of statistical static timing analysis (SSTA) as a method for estimating yield of a circuit in terms of timing activities. SSTA provides a robust and tractable framework where the variations of the process parameter space can be captured in one analysis and the results of the analysis can be used to predict the yield of the design (with respect to timing), along with other reports of interest such as the probability of a net being critical. A popular technique for SSTA is the first-order parameterized approach where sensitivities of the timing activities to process parameter variations are propagated through the circuit, and the probability distributions of timing activities are computed at points of interest based on these sensitivities. In this paper, we describe a methodology for taking into account the effect of input slew and output load sensitivities on path arrival sensitivities. In this paper we also describe how slew sensitivities can be propagated and provide analytical expressions for the same. We also provide experimental results to show the increase in accuracy obtained as compared with Monte-Carlo analysis

[1]  Kwang-Ting Cheng,et al.  Fast statistical timing analysis by probabilistic event propagation , 2001, DAC '01.

[2]  Athanasios Papoulis,et al.  Probability, Random Variables and Stochastic Processes , 1965 .

[3]  Yuhen Hu,et al.  Block based statistical timing analysis with extended canonical timing model , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[4]  Ieee Circuits,et al.  20th International Conference on VLSI Design : held jointly with 6th International Conference on Embedded Systems : proceedings : 6-10 January, 2007, Bangalore, India , 2007 .

[5]  Robert B. Hitchcock,et al.  Timing Verification and the Timing Analysis Program , 1982, 19th Design Automation Conference.

[6]  Robert B. Hitchcock,et al.  Timing Analysis of Computer Hardware , 1982, IBM J. Res. Dev..

[7]  Kurt Keutzer,et al.  From blind certainty to informed uncertainty , 2002, TAU '02.

[8]  Louis Scheffer,et al.  Explicit computation of performance as a function of process variation , 2002, TAU '02.

[9]  L. Pileggi,et al.  Impact of interconnect variations on the clock skew of a gigahertz microprocessort , 2000, Proceedings 37th Design Automation Conference.

[10]  Chandramouli V. Kashyap,et al.  Block-based Static Timing Analysis with Uncertainty , 2003, ICCAD.

[11]  Hongliang Chang,et al.  Statistical timing analysis considering spatial correlations using a single PERT-like traversal , 2003, ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486).

[12]  David R. Tryon,et al.  Statistical Failure Analysis of System Timing , 1984, IBM J. Res. Dev..

[13]  K. Ravindran,et al.  First-Order Incremental Block-Based Statistical Timing Analysis , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  I. Miller.  Probability, Random Variables, and Stochastic Processes , 1966 .

[15]  William J. Wilson,et al.  Multivariate Statistical Methods , 2005, Technometrics.

[16]  Chandu Visweswariah,et al.  Death, taxes and failing chips , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[17]  Refractor,et al.  Third webspace to thumb digital nerve transfer for traumatic avulsion injury , 2023, The Journal of hand surgery, European volume.