Investigation of the novel attributes of a fully depleted dual-material gate SOI MOSFET

The novel features of a fully depleted (FD) dual-material gate (DMG) silicon-on-insulator (SOI) MOSFET are explored theoretically and compared with those of a compatible SOI MOSFET. The two-dimensional numerical simulation studies demonstrate the novel features as threshold voltage roll-up and simultaneous transconductance enhancement and suppression of short-channel effects offered by the FD DMG SOI MOSFET. Moreover, these unique features can be controlled by engineering the workfunction and length of the gate material. This work illustrates the benefits of high-performance FD DMG SOI MOS devices over their single material gate counterparts and provides an incentive for further experimental exploration.

[1]  Ken K. Chin,et al.  Dual-material gate (DMG) field effect transistor , 1999 .

[2]  Sheng S. Li,et al.  Analysis of current-voltage characteristics of fully depleted SOI MOSFETs , 1993 .

[3]  Tadahiro Ohmi,et al.  Reliable tantalum-gate fully-depleted-SOI MOSFET technology featuring low-temperature processing , 1997 .

[4]  M.J. Kumar,et al.  Two-dimensional analytical modeling of fully depleted DMG SOI MOSFET and evidence for diminished SCEs , 2004, IEEE Transactions on Electron Devices.

[5]  Xing Zhou,et al.  A simple and unambiguous definition of threshold voltage and its implications in deep-submicron MOS device modeling , 1999 .

[6]  Xing Zhou,et al.  Exploring the novel characteristics of hetero-material gate field-effect transistors (HMGFETs) with gate-material engineering , 2000 .

[7]  K. Steinhubl.  Design of Ion-Implanted MOSFET'S with Very Small Physical Dimensions , 1974 .

[8]  Chenming Hu,et al.  Sub-60-nm quasi-planar FinFETs fabricated using a simplified process , 2001, IEEE Electron Device Letters.

[9]  T. Sekigawa,et al.  Calculated threshold-voltage characteristics of an XMOS transistor having an additional bottom gate , 1984 .

[10]  M. J. Kumar,et al.  Controlling short-channel effects in deep-submicron SOI MOSFETs for improved reliability: a review , 2004, IEEE Transactions on Device and Materials Reliability.

[11]  W. Lai,et al.  The Vertical Replacement-Gate (VRG) MOSFET: a 50-nm vertical MOSFET with lithography-independent gate length , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[12]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.

[13]  Atsushi Hori,et al.  A high performance 0.1 /spl mu/m MOSFET with asymmetric channel profile , 1995, Proceedings of International Electron Devices Meeting.