Towards Computer-Aided, Iterative TSN-and Ethernet-based E/E Architecture Design