Scalable Spin-Transfer Torque RAM Technology for Normally-Off Computing

Nonvolatile embedded memories may open the door to new computing paradigms based on "normally-off and instant-on" operation. This article covers recent trends of spin-transfer-torque RAM technology, an emerging class of nonvolatile memory, and discusses its impact on the different layers of computer system hierarchy.

[1]  Shoji Ikeda,et al.  A 32-Mb SPRAM With 2T1R Memory Cell, Localized Bi-Directional Write Driver and `1'/`0' Dual-Array Equalized Reference Scheme , 2010, IEEE Journal of Solid-State Circuits.

[2]  Hideo Ohno,et al.  Electric-field effects on thickness dependent magnetic anisotropy of sputtered MgO/Co40Fe40B20/Ta structures , 2010 .

[3]  H. Ohno,et al.  Highly-scalable disruptive reading scheme for Gb-scale SPRAM and beyond , 2010, 2010 IEEE International Memory Workshop.

[4]  Yoshihiro Sugiyama,et al.  A study of dielectric breakdown mechanism in CoFeB/MgO/CoFeB magnetic tunnel junction , 2009, 2009 IEEE International Reliability Physics Symposium.

[5]  S. Ikeda,et al.  TMR Design Methodology for SPin-Transfer Torque RAM (SPRAM) with Nonvolatile and SRAM Compatible Operations , 2008, 2008 Joint Non-Volatile Semiconductor Memory Workshop and International Conference on Memory Technology and Design.

[6]  H. Ohno,et al.  Current-Driven Magnetization Switching in CoFeB/MgO/CoFeB Magnetic Tunnel Junctions , 2005, INTERMAG 2006 - IEEE International Magnetics Conference.

[7]  Masashi Horiguchi,et al.  Review and future prospects of low-voltage RAM circuits , 2003, IBM J. Res. Dev..

[8]  H. Ohno,et al.  Perpendicular Magnetic Tunnel Junctions with CoFe/Pd Multilayer Electrodes and an MgO Barrier , 2009, IEEE Transactions on Magnetics.

[9]  M. Yamaoka,et al.  A powerful yet ecological parallel processing system using execution-based adaptive power-down control and compact quadruple-precision assist FPUs , 2008, 2008 IEEE Symposium on VLSI Circuits.

[10]  H. Ohno,et al.  A multi-level-cell spin-transfer torque memory with series-stacked magnetotunnel junctions , 2010, 2010 Symposium on VLSI Technology.

[11]  H. Ohno,et al.  Fabrication of a Nonvolatile Full Adder Based on Logic-in-Memory Architecture Using Magnetic Tunnel Junctions , 2008 .