Tr variance evaluation induced by probing pressure and its stress extraction methodology in 28nm High-K and Metal Gate process
暂无分享,去创建一个
T. Okagaki | T. Hasegawa | H. Takashino | M. Fujii | A. Tsuda | K. Shibutani | Y. Deguchi | M. Yokota | K. Onozawa
[1] Kuo-Yu Chou,et al. Active circuits under wire bonding I/O pads in 0.13 μm eight-level Cu metal, FSG low-k inter-metal dielectric CMOS technology , 2001 .
[2] J. Fossum,et al. Comparison of threshold-voltage shifts for uniaxial and biaxial tensile-stressed n-MOSFETs , 2004, IEEE Electron Device Letters.