Test Application for Analog/RF Circuits With Low Computational Burden

In this paper, we propose an adaptive test strategy that tailors the test sequence with respect to the properties of each individual instance of a circuit. Reducing the test set by analyzing the dropout patterns during characterization and eliminating the unnecessary tests has always been the approach for high volume production in the analog domain. However, once determined, the test set remains typically fixed for all devices. We propose to exploit the statistical diversity of the manufactured devices and adaptively eliminate tests that are determined to be unnecessary based on information obtained on the circuit under test. Test time information is incorporated in the method to yield short test time. The proposed methodology is computationally efficient and imposes very little overhead on the tester. We compare our results with other similar specification-based test reduction techniques for a low noise amplifier (LNA) circuit and an analog industrial circuit. Results show 85% test quality improvement for the same test time or 24% test time reduction for the same test quality for the LNA circuit. Moreover, near zero defective parts per million is achieved for the industrial circuit.

[1]  Kenneth M. Butler,et al.  Adaptive test flow for mixed-signal/RF circuits using learned information from device under test , 2010, 2010 IEEE International Test Conference.

[2]  Salvador Mir,et al.  A General Method to Evaluate RF BIST Techniques Based on Non-parametric Density Estimation , 2008, 2008 Design, Automation and Test in Europe.

[3]  Thomas F. Coleman,et al.  Optimization Toolbox User's Guide , 1998 .

[4]  R. D. Blanton,et al.  Test Compaction for Mixed-Signal Circuits Using Pass-Fail Test Data , 2008, 26th IEEE VLSI Test Symposium (vts 2008).

[5]  Yiorgos Makris,et al.  Confidence Estimation in Non-RF to RF Correlation-Based Specification Test Compaction , 2008, 2008 13th European Test Symposium.

[6]  Ronald S. Gyurcsik,et al.  Optimal ordering of analog integrated circuit tests to minimize test time , 1991, 28th ACM/IEEE Design Automation Conference.

[7]  Bapiraju Vinnakota,et al.  Defect-oriented test scheduling , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[8]  Abhijit Chatterjee,et al.  Alternate Test of RF Front Ends with IP Constraints: Frequency Domain Test Generation and Validation , 2006, 2006 IEEE International Test Conference.

[9]  Abhijit Chatterjee,et al.  System-level testing of RF transmitter specifications using optimized periodic bitstreams , 2004, 22nd IEEE VLSI Test Symposium, 2004. Proceedings..

[10]  Brown,et al.  Defect Level as a Function of Fault Coverage , 1981, IEEE Transactions on Computers.

[11]  Abhijit Chatterjee,et al.  Low-cost alternate EVM test for wireless receiver systems , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[12]  Abhijit Chatterjee,et al.  Test generation for accurate prediction of analog specifications , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[13]  Jeffrey L. Roehr.  Measurement ratio testing for improved quality and outlier detection , 2007, 2007 IEEE International Test Conference.

[14]  Xin-She Yang,et al.  Introduction to Algorithms , 2021, Nature-Inspired Optimization Algorithms.

[15]  Yizi Xing,et al.  Cost Effective Outliers Screening with Moving Limits and Correlation Testing for Analogue ICs , 2006, 2006 IEEE International Test Conference.

[16]  Yiorgos Makris,et al.  Non-RF to RF Test Correlation Using Learning Machines: A Case Study , 2007, 25th IEEE VLSI Test Symposium (VTS'07).

[17]  Sule Ozev,et al.  Dynamic test scheduling for analog circuits for improved test quality , 2008, 2008 IEEE International Conference on Computer Design.

[18]  Stephen K. Sunter,et al.  Test metrics for analog parametric faults , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[19]  Mingjing Chen,et al.  Test cost minimization through adaptive test development , 2008, 2008 IEEE International Conference on Computer Design.

[20]  R. D. Blanton,et al.  Statistical Test Compaction Using Binary Decision Trees , 2006, IEEE Design & Test of Computers.

[21]  L. S. Milor,et al.  A tutorial introduction to research on analog and mixed-signal circuit testing , 1998 .

[22]  C.-J. Richard Shi,et al.  Automatic test generation of linear analog circuits under parameter variations , 1998, Proceedings of 1998 Asia and South Pacific Design Automation Conference.

[23]  Yiorgos Makris,et al.  Independent test sequence compaction through integer programming , 2003, Proceedings 21st International Conference on Computer Design.

[24]  R. D. Blanton,et al.  Maintaining Accuracy of Test Compaction through Adaptive Re-learning , 2009, 2009 27th IEEE VLSI Test Symposium.