A novel subthreshold voltage reference featuring 17ppm/°C TC within −40°C to 125°C and 75dB PSRR
暂无分享,去创建一个
Joseph Sylvester Chang | Jize Jiang | Wei Shu | Jingyuan Liu | J. Chang | Jize Jiang | Wei Shu | Jingyuan Liu
[1] David Blaauw,et al. A Portable 2-Transistor Picowatt Temperature-Compensated Voltage Reference Operating at 0.5 V , 2012, IEEE Journal of Solid-State Circuits.
[2] Y. Tsividis. Operation and modeling of the MOS transistor , 1987 .
[3] G. Iannaccone,et al. A Sub-1 V, 10 ppm/°C, Nanopower Voltage Reference Generator , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.
[4] Giuseppe Iannaccone,et al. A 2.6 nW, 0.45 V Temperature-Compensated Subthreshold CMOS Voltage Reference , 2011, IEEE Journal of Solid-State Circuits.
[5] Liyuan Liu,et al. A nanopower CMOS bandgap reference with 30ppm/degree C from −30 degree C to 150 degree C , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).
[6] Behzad Razavi,et al. Design of Analog CMOS Integrated Circuits , 1999 .
[7] Cheng Huang,et al. A 0.5V nanoWatt CMOS voltage reference with two high PSRR outputs , 2012, 2012 IEEE International Symposium on Circuits and Systems.
[8] Giuseppe de Vita,et al. A Sub-1-V, 10 ppm/ $^{\circ}$C, Nanopower Voltage Reference Generator , 2007, IEEE Journal of Solid-State Circuits.
[9] Franziska Hoffmann,et al. Design Of Analog Cmos Integrated Circuits , 2016 .