Re-configurable bus encoding scheme for reducing power consumption of the cross coupling capacitance for deep sub-micron instruction bus
暂无分享,去创建一个
[1] Clifford Stein,et al. Introduction to Algorithms, 2nd edition. , 2001 .
[2] Enrico Macii,et al. Low-energy for deep-submicron address buses , 2001, ISLPED '01.
[3] Enrico Macii,et al. Low-energy encoding for deep-submicron address buses , 2001, ISLPED'01: Proceedings of the 2001 International Symposium on Low Power Electronics and Design (IEEE Cat. No.01TH8581).
[4] Jörg Henkel,et al. An adaptive dictionary encoding scheme for SOC data buses , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.
[5] Ronald L. Rivest,et al. Introduction to Algorithms , 1990 .
[6] Jörg Henkel,et al. A$^{\mbox{\huge\bf 2}}$BC: adaptive address bus coding for low power deep sub-micron designs , 2001, DAC '01.
[7] Mircea R. Stan,et al. Bus-invert coding for low-power I/O , 1995, IEEE Trans. Very Large Scale Integr. Syst..
[8] Kiyoung Choi,et al. Partial bus-invert coding for power optimization of system level bus , 1998, ISLPED '98.
[9] Luca Benini,et al. Asymptotic zero-transition activity encoding for address busses in low-power microprocessor-based systems , 1997, Proceedings Great Lakes Symposium on VLSI.
[10] Chi-Ying Tsui,et al. Saving power in the control path of embedded processors , 1994, IEEE Design & Test of Computers.
[11] Ronald L. Rivest,et al. Introduction to Algorithms, Second Edition , 2001 .
[12] Jorg Henkel,et al. A/sup 2/BC: adaptive address bus coding for low power deep sub-micron designs , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).