Bridging Processor and Memory Performance in ILP Processors via Data-Remapping
暂无分享,去创建一个
[1] F. Jesús Sánchez,et al. Cache Sensitive Modulo Scheduling , 1997, MICRO.
[2] Alfred V. Aho,et al. Compilers: Principles, Techniques, and Tools , 1986, Addison-Wesley series in computer science / World student series edition.
[3] Ken Kennedy,et al. The memory of bandwidth bottleneck and its amelioration by a compiler , 2000, Proceedings 14th International Parallel and Distributed Processing Symposium. IPDPS 2000.
[4] Monica S. Lam,et al. Data and computation transformations for multiprocessors , 1995, PPOPP '95.
[5] Todd C. Mowry,et al. Compiler-based prefetching for recursive data structures , 1996, ASPLOS VII.
[6] Bjarne Stroustrup,et al. C++ Programming Language , 1986, IEEE Softw..
[7] Christoforos E. Kozyrakis,et al. A case for intelligent RAM , 1997, IEEE Micro.
[8] Chandra Krintz,et al. Cache-conscious data placement , 1998, ASPLOS VIII.
[9] Michael Franz,et al. Automated data-member layout of heap objects to improve memory-hierarchy performance , 2000, TOPL.
[10] Susan J. Eggers,et al. Balanced scheduling: instruction scheduling when memory latency is uncertain , 2004, SIGP.
[11] Chau-Wen Tseng,et al. Improving data locality with loop transformations , 1996, TOPL.
[12] Chris Wilkerson,et al. Locality vs. criticality , 2001, ISCA 2001.
[13] Roy Dz-Ching Ju,et al. Characterization of Repeating Data Access Patterns in Integer Benchmarks , 2001 .
[14] John C. Gyllenhaal,et al. A hardware-driven profiling scheme for identifying program hot spots to support runtime optimization , 1999, ISCA.
[15] François Bodin,et al. Improving cache behavior of dynamically allocated data structures , 1998, Proceedings. 1998 International Conference on Parallel Architectures and Compilation Techniques (Cat. No.98EX192).
[16] Ken Kennedy,et al. Software prefetching , 1991, ASPLOS IV.
[17] James R. Larus,et al. Cache-conscious structure definition , 1999, PLDI '99.
[18] D. Burger,et al. Memory Bandwidth Limitations of Future Microprocessors , 1996, 23rd Annual International Symposium on Computer Architecture (ISCA'96).
[19] James R. Larus,et al. Efficient path profiling , 1996, Proceedings of the 29th Annual IEEE/ACM International Symposium on Microarchitecture. MICRO 29.
[20] A. Gonzalez,et al. Cache sensitive module scheduling , 1997, Proceedings of 30th Annual International Symposium on Microarchitecture.
[21] Anoop Gupta,et al. Design and evaluation of a compiler algorithm for prefetching , 1992, ASPLOS V.
[22] David G. Kirkpatrick,et al. On the completeness of a generalized matching problem , 1978, STOC.
[23] James R. Larus,et al. Cache-conscious structure layout , 1999, PLDI '99.
[24] Erik Brunvand,et al. Memory System Support for Irregular Applications , 1998, LCR.