Design of high performance and radiation hardened SPARC-V8 processor

Design of a highly reliable SPARC-V8 processor for space applications requires consideration single-event effects including single event upsets, single event transients, single event latch-up, as well as cumulative effects such as the total ionizing dose (TID). In this paper, the fault tolerance of the SPARC-V8 processor to radiation effects is discussed in detail. The SPARC-V8 processor, fabricated in the 65 nm CMOS process, achieves a frequency of 300 MHz with a core area of 9.78×9.78 mm 2 , and it is demonstrated that its radiation hardened performance is suitable for operating in a space environment through the key elements' experiments, which show TID resistance to 300 krad(Si), SEL immunity to greater than 92.5 MeV·cm 2 /mg, and an SEU error rate of 2.51×10 -4 per day.

[1]  T. Vladimirova,et al.  Radiation Hardening by Design of Asynchronous Logic for Hostile Environments , 2009, IEEE Journal of Solid-State Circuits.

[2]  R. Harboe-Sorensen,et al.  40 Years of Radiation Single Event Effects at the European Space Agency, ESTEC , 2013, IEEE Transactions on Nuclear Science.

[3]  Johan Karlsson,et al.  On latching probability of particle induced transients in combinational networks , 1994, Proceedings of IEEE 24th International Symposium on Fault- Tolerant Computing.

[4]  S. Whitaker,et al.  Low power SEU immune CMOS memory circuits , 1992 .

[5]  Jr. Leonard R. Rockett.  An SEU-hardened CMOS data latch design , 1988 .

[6]  Jianhao Hu,et al.  Notice of Violation of IEEE Publication PrinciplesRedundant Residue Number Systems Based Radiation Hardening for Datapath , 2010, IEEE Transactions on Nuclear Science.

[7]  B.L. Bhuva,et al.  Design Techniques to Reduce SET Pulse Widths in Deep-Submicron Combinational Logic , 2007, IEEE Transactions on Nuclear Science.

[8]  J. E. Vinson,et al.  Circuit reliability of memory cells with SEU protection (for space application) , 1992 .

[9]  B L Bhuva,et al.  The Effect of Layout Topology on Single-Event Transient Pulse Quenching in a 65 nm Bulk CMOS Process , 2010, IEEE Transactions on Nuclear Science.

[10]  Chin-Long Chen,et al.  Error-Correcting Codes for Semiconductor Memory Applications: A State-of-the-Art Review , 1984, IBM J. Res. Dev..

[11]  T. Calin,et al.  Upset hardened memory design for submicron CMOS technology , 1996 .

[12]  David L. Weaver,et al.  The SPARC Architecture Manual , 2003 .