HW/SW partitioning and code generation of embedded control applications on a reconfigurable architecture platform

This paper studies the use of a reconfigurable architecture platform for embedded control applications aimed at improving real time performance. The HW/SW codesign methodology from POLIS is used. It starts from high-level specifications, optimizes an intermediate model of computation (extended finite state machines) and derives both hardware and software, based on performance constraints. We study a particular architecture platform, which consists of a general purpose processor core, augmented with a reconfigurable function unit and data-path to improve run time performance. A new mapping flow and algorithms to partition hardware and software are proposed to generate implementations that best utilize this architecture. Encouraging preliminary results are shown for automotive electronic control examples.

[1]  Luciano Lavagno,et al.  A software development tool chain for a reconfigurable processor , 2001, CASES '01.

[2]  Reiner W. Hartenstein,et al.  A decade of reconfigurable computing: a visionary retrospective , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[3]  Michael D. Smith,et al.  PRISC software acceleration techniques , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[4]  Krishna V. Palem,et al.  Adaptive explicitly parallel instruction computing , 2001 .

[5]  Stephen A. Edwards.  Compiling Esterel into sequential code , 2000, DAC.

[6]  Valérie Bertin,et al.  Efficient compilation of ESTEREL for real-time embedded systems , 2000, CASES '00.

[7]  Frédéric Boussinot,et al.  The ESTEREL language , 1991, Proc. IEEE.

[8]  Harvey F. Silverman,et al.  Processor reconfiguration through instruction-set metamorphosis , 1993, Computer.

[9]  Luciano Lavagno,et al.  Hardware-software co-design of embedded systems: the POLIS approach , 1997 .

[10]  Robert K. Brayton,et al.  Don't cares and multi-valued logic network minimization , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[11]  Robert K. Brayton,et al.  Cross-talk immune VLSI design using a network of PLAs embedded in a regular layout fabric , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[12]  Luciano Lavagno,et al.  Hardware-Software Co-Design of Embedded Systems , 1997 .

[13]  Tsutomu Sasao.  A cascade realization of multiple-output function for reconfigurable hardware , 2001 .

[14]  Robert K. Brayton,et al.  Logic optimization and code generation for embedded control applications , 2001, CODES '01.

[15]  Scott Hauck,et al.  The Chimaera reconfigurable functional unit , 1997, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  R. Guerrieri,et al.  IP-reusable 32-bit VLIW Risc core , 2001, Proceedings of the 27th European Solid-State Circuits Conference.

[17]  Robert K. Brayton.  Algebraic methods for multi-valued logic , 1999 .

[18]  John Wawrzynek,et al.  The Garp Architecture and C Compiler , 2000, Computer.

[19]  Alberto Sangiovanni-Vincentelli,et al.  HW/SW Codesign of a Multiple Injection Driver Automotive Subsystem Using a Configurable System-on-Chip , 2002 .

[20]  Yanbing Li,et al.  Hardware-software co-design of embedded reconfigurable architectures , 2000, DAC.

[21]  Majid Sarrafzadeh,et al.  A quick safari through the reconfiguration jungle , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[22]  John Wawrzynek,et al.  Garp: a MIPS processor with a reconfigurable coprocessor , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[23]  Xinan Tang,et al.  A Compiler Directed Approach to Hiding Configuration Latency in Chameleon Processors , 2000, FPL.

[24]  Laurent Pautet,et al.  Cronos: A Separate Compilation Toolset for Modular Esterel Applications , 1999, World Congress on Formal Methods.

[25]  Rahul Razdan,et al.  PRISC: programmable reduced instruction set computers , 1994 .