Performance Analysis of Router for Network on Chip

Major drawback of bus based communication system is that the loading effect becomes more if the complexity of the system is increased which drops the speed further. Ad-hoc routing of wires results in backend complications, lower performance and higher power consumptions. Network on Chip (NoC) has been adopted as a new promising solution for its extensibility and power efficiency. The fundamental unit of Network on Chip is the router. In this paper, we proposed a router module with wormhole switching concept. The router module is described at RTL level using VHDL and simulated in Xilinx ISE 13.1 simulator.

[1]  Mile K. Stojcev,et al.  An Overview of On-Chip Buses , 2006 .

[2]  Steve B. Furber,et al.  Future trends in SoC interconnect , 2005, 2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test, 2005. (VLSI-TSA-DAT)..

[3]  Bill Lin,et al.  Design of a High-Throughput Distributed Shared-Buffer NoC Router , 2010, 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip.

[4]  Vilas N. Nitnaware,et al.  Area Efficient Design of Routing Node for Network-on-Chip , 2011 .

[5]  Hannu Tenhunen,et al.  Power and Area Efficient Design of Network-on-Chip Router through Utilization of Idle Buffers , 2010, 2010 17th IEEE International Conference and Workshops on Engineering of Computer Based Systems.

[6]  U. Ruckert,et al.  On-chip interconnects for next generation system-on-chips , 2002, 15th Annual IEEE International ASIC/SOC Conference.